SPI_HOST Simulation Results

Wednesday May 07 2025 17:02:37 UTC

GitHub Revision: 3add6b6

Branch: master

Testplan

Simulator: XCELIUM

Test Results

Stage	Name	Tests	Max Job Runtime	Simulated Time	Passing	Total	Pass Rate
V1	smoke	spi_host_smoke	13.000s	920.883us	1	1	100.00
V1	csr_hw_reset	spi_host_csr_hw_reset	4.000s	20.541us	1	1	100.00
V1	csr_rw	spi_host_csr_rw	4.000s	40.469us	1	1	100.00
V1	csr_bit_bash	spi_host_csr_bit_bash	5.000s	124.021us	1	1	100.00
V1	csr_aliasing	spi_host_csr_aliasing	4.000s	19.692us	1	1	100.00
V1	csr_mem_rw_with_rand_reset	spi_host_csr_mem_rw_with_rand_reset	4.000s	38.138us	1	1	100.00
V1	regwen_csr_and_corresponding_lockable_csr	spi_host_csr_rw	4.000s	40.469us	1	1	100.00
		spi_host_csr_aliasing	4.000s	19.692us	1	1	100.00
V1	mem_walk	spi_host_mem_walk	4.000s	43.239us	1	1	100.00
V1	mem_partial_access	spi_host_mem_partial_access	4.000s	151.236us	1	1	100.00
V1		TOTAL			8	8	100.00
V2	performance	spi_host_performance	4.000s	22.747us	1	1	100.00
V2	error_event_intr	spi_host_overflow_underflow	5.000s	130.615us	1	1	100.00
		spi_host_error_cmd	4.000s	18.064us	1	1	100.00
		spi_host_event	26.000s	4.299ms	1	1	100.00
V2	clock_rate	spi_host_speed	5.000s	77.436us	1	1	100.00
V2	speed	spi_host_speed	5.000s	77.436us	1	1	100.00
V2	chip_select_timing	spi_host_speed	5.000s	77.436us	1	1	100.00
V2	sw_reset	spi_host_sw_reset	5.000s	220.411us	1	1	100.00
V2	passthrough_mode	spi_host_passthrough_mode	4.000s	109.238us	1	1	100.00
V2	cpol_cpha	spi_host_speed	5.000s	77.436us	1	1	100.00
V2	full_cycle	spi_host_speed	5.000s	77.436us	1	1	100.00
V2	duplex	spi_host_smoke	13.000s	920.883us	1	1	100.00
V2	tx_rx_only	spi_host_smoke	13.000s	920.883us	1	1	100.00
V2	stress_all	spi_host_stress_all	1.217m	8.250ms	1	1	100.00
V2	spien	spi_host_spien	13.000s	3.429ms	1	1	100.00
V2	stall	spi_host_status_stall	1.083m	2.072ms	1	1	100.00
V2	Idlecsbactive	spi_host_idlecsbactive	6.000s	131.987us	1	1	100.00
V2	data_fifo_status	spi_host_overflow_underflow	5.000s	130.615us	1	1	100.00
V2	alert_test	spi_host_alert_test	4.000s	27.708us	1	1	100.00
V2	intr_test	spi_host_intr_test	4.000s	41.709us	1	1	100.00
V2	tl_d_oob_addr_access	spi_host_tl_errors	4.000s	32.454us	1	1	100.00
V2	tl_d_illegal_access	spi_host_tl_errors	4.000s	32.454us	1	1	100.00
V2	tl_d_outstanding_access	spi_host_csr_hw_reset	4.000s	20.541us	1	1	100.00
		spi_host_csr_rw	4.000s	40.469us	1	1	100.00
		spi_host_csr_aliasing	4.000s	19.692us	1	1	100.00
		spi_host_same_csr_outstanding	4.000s	19.379us	1	1	100.00
V2	tl_d_partial_access	spi_host_csr_hw_reset	4.000s	20.541us	1	1	100.00
		spi_host_csr_rw	4.000s	40.469us	1	1	100.00
		spi_host_csr_aliasing	4.000s	19.692us	1	1	100.00
		spi_host_same_csr_outstanding	4.000s	19.379us	1	1	100.00
V2		TOTAL			15	15	100.00
V2S	tl_intg_err	spi_host_tl_intg_err	4.000s	247.603us	1	1	100.00
		spi_host_sec_cm	4.000s	40.801us	1	1	100.00
V2S	sec_cm_bus_integrity	spi_host_tl_intg_err	4.000s	247.603us	1	1	100.00
V2S		TOTAL			2	2	100.00
	Unmapped tests	spi_host_upper_range_clkdiv	1.583m	4.721ms	1	1	100.00
		TOTAL			26	26	100.00