AES/MASKED Simulation Results

Thursday September 11 2025 16:03:02 UTC

GitHub Revision: 975e648

Branch: master

Testplan

Simulator: XCELIUM

Test Results

Stage	Name	Tests	Max Job Runtime	Simulated Time	Passing	Total	Pass Rate
V1	wake_up	aes_wake_up	3.000s	76.798us	1	1	100.00
V1	smoke	aes_smoke	12.000s	466.957us	1	1	100.00
V1	csr_hw_reset	aes_csr_hw_reset	3.000s	79.863us	1	1	100.00
V1	csr_rw	aes_csr_rw	3.000s	79.191us	1	1	100.00
V1	csr_bit_bash	aes_csr_bit_bash	4.000s	116.051us	1	1	100.00
V1	csr_aliasing	aes_csr_aliasing	4.000s	168.851us	1	1	100.00
V1	csr_mem_rw_with_rand_reset	aes_csr_mem_rw_with_rand_reset	3.000s	117.386us	1	1	100.00
V1	regwen_csr_and_corresponding_lockable_csr	aes_csr_rw	3.000s	79.191us	1	1	100.00
		aes_csr_aliasing	4.000s	168.851us	1	1	100.00
V1		TOTAL			7	7	100.00
V2	algorithm	aes_smoke	12.000s	466.957us	1	1	100.00
		aes_config_error	4.000s	122.725us	1	1	100.00
		aes_stress	6.000s	163.632us	1	1	100.00
V2	key_length	aes_smoke	12.000s	466.957us	1	1	100.00
		aes_config_error	4.000s	122.725us	1	1	100.00
		aes_stress	6.000s	163.632us	1	1	100.00
V2	back2back	aes_stress	6.000s	163.632us	1	1	100.00
		aes_b2b	17.000s	345.358us	1	1	100.00
V2	backpressure	aes_stress	6.000s	163.632us	1	1	100.00
V2	multi_message	aes_smoke	12.000s	466.957us	1	1	100.00
		aes_config_error	4.000s	122.725us	1	1	100.00
		aes_stress	6.000s	163.632us	1	1	100.00
		aes_alert_reset	4.000s	302.947us	1	1	100.00
V2	failure_test	aes_man_cfg_err	3.000s	100.567us	1	1	100.00
		aes_config_error	4.000s	122.725us	1	1	100.00
		aes_alert_reset	4.000s	302.947us	1	1	100.00
V2	trigger_clear_test	aes_clear	6.000s	86.003us	1	1	100.00
V2	nist_test_vectors	aes_nist_vectors	9.000s	649.640us	1	1	100.00
V2	reset_recovery	aes_alert_reset	4.000s	302.947us	1	1	100.00
V2	stress	aes_stress	6.000s	163.632us	1	1	100.00
V2	sideload	aes_stress	6.000s	163.632us	1	1	100.00
		aes_sideload	4.000s	72.388us	1	1	100.00
V2	deinitialization	aes_deinit	4.000s	412.505us	1	1	100.00
V2	stress_all	aes_stress_all	5.000s	219.264us	1	1	100.00
V2	alert_test	aes_alert_test	3.000s	69.183us	1	1	100.00
V2	tl_d_oob_addr_access	aes_tl_errors	3.000s	76.972us	1	1	100.00
V2	tl_d_illegal_access	aes_tl_errors	3.000s	76.972us	1	1	100.00
V2	tl_d_outstanding_access	aes_csr_hw_reset	3.000s	79.863us	1	1	100.00
		aes_csr_rw	3.000s	79.191us	1	1	100.00
		aes_csr_aliasing	4.000s	168.851us	1	1	100.00
		aes_same_csr_outstanding	4.000s	68.397us	1	1	100.00
V2	tl_d_partial_access	aes_csr_hw_reset	3.000s	79.863us	1	1	100.00
		aes_csr_rw	3.000s	79.191us	1	1	100.00
		aes_csr_aliasing	4.000s	168.851us	1	1	100.00
		aes_same_csr_outstanding	4.000s	68.397us	1	1	100.00
V2		TOTAL			13	13	100.00
V2S	reseeding	aes_reseed	4.000s	81.179us	1	1	100.00
V2S	fault_inject	aes_fi	5.000s	168.174us	1	1	100.00
		aes_control_fi	4.000s	58.659us	1	1	100.00
		aes_cipher_fi	25.000s	10.008ms	0	1	0.00
V2S	shadow_reg_update_error	aes_shadow_reg_errors	3.000s	67.430us	1	1	100.00
V2S	shadow_reg_read_clear_staged_value	aes_shadow_reg_errors	3.000s	67.430us	1	1	100.00
V2S	shadow_reg_storage_error	aes_shadow_reg_errors	3.000s	67.430us	1	1	100.00
V2S	shadowed_reset_glitch	aes_shadow_reg_errors	3.000s	67.430us	1	1	100.00
V2S	shadow_reg_update_error_with_csr_rw	aes_shadow_reg_errors_with_csr_rw	4.000s	102.720us	1	1	100.00
V2S	tl_intg_err	aes_sec_cm	6.000s	505.414us	1	1	100.00
		aes_tl_intg_err	3.000s	148.339us	1	1	100.00
V2S	sec_cm_bus_integrity	aes_tl_intg_err	3.000s	148.339us	1	1	100.00
V2S	sec_cm_lc_escalate_en_intersig_mubi	aes_alert_reset	4.000s	302.947us	1	1	100.00
V2S	sec_cm_main_config_shadow	aes_shadow_reg_errors	3.000s	67.430us	1	1	100.00
V2S	sec_cm_main_config_sparse	aes_smoke	12.000s	466.957us	1	1	100.00
		aes_stress	6.000s	163.632us	1	1	100.00
		aes_alert_reset	4.000s	302.947us	1	1	100.00
		aes_core_fi	3.000s	59.457us	1	1	100.00
V2S	sec_cm_aux_config_shadow	aes_shadow_reg_errors	3.000s	67.430us	1	1	100.00
V2S	sec_cm_aux_config_regwen	aes_readability	4.000s	106.934us	1	1	100.00
		aes_stress	6.000s	163.632us	1	1	100.00
V2S	sec_cm_key_sideload	aes_stress	6.000s	163.632us	1	1	100.00
		aes_sideload	4.000s	72.388us	1	1	100.00
V2S	sec_cm_key_sw_unreadable	aes_readability	4.000s	106.934us	1	1	100.00
V2S	sec_cm_data_reg_sw_unreadable	aes_readability	4.000s	106.934us	1	1	100.00
V2S	sec_cm_key_sec_wipe	aes_readability	4.000s	106.934us	1	1	100.00
V2S	sec_cm_iv_config_sec_wipe	aes_readability	4.000s	106.934us	1	1	100.00
V2S	sec_cm_data_reg_sec_wipe	aes_readability	4.000s	106.934us	1	1	100.00
V2S	sec_cm_data_reg_key_sca	aes_stress	6.000s	163.632us	1	1	100.00
V2S	sec_cm_key_masking	aes_stress	6.000s	163.632us	1	1	100.00
V2S	sec_cm_main_fsm_sparse	aes_fi	5.000s	168.174us	1	1	100.00
V2S	sec_cm_main_fsm_redun	aes_fi	5.000s	168.174us	1	1	100.00
		aes_control_fi	4.000s	58.659us	1	1	100.00
		aes_cipher_fi	25.000s	10.008ms	0	1	0.00
		aes_ctr_fi	3.000s	49.928us	1	1	100.00
V2S	sec_cm_cipher_fsm_sparse	aes_fi	5.000s	168.174us	1	1	100.00
V2S	sec_cm_cipher_fsm_redun	aes_fi	5.000s	168.174us	1	1	100.00
		aes_control_fi	4.000s	58.659us	1	1	100.00
		aes_cipher_fi	25.000s	10.008ms	0	1	0.00
V2S	sec_cm_cipher_ctr_redun	aes_cipher_fi	25.000s	10.008ms	0	1	0.00
V2S	sec_cm_ctr_fsm_sparse	aes_fi	5.000s	168.174us	1	1	100.00
V2S	sec_cm_ctr_fsm_redun	aes_fi	5.000s	168.174us	1	1	100.00
		aes_control_fi	4.000s	58.659us	1	1	100.00
		aes_ctr_fi	3.000s	49.928us	1	1	100.00
V2S	sec_cm_ctrl_sparse	aes_fi	5.000s	168.174us	1	1	100.00
		aes_control_fi	4.000s	58.659us	1	1	100.00
		aes_cipher_fi	25.000s	10.008ms	0	1	0.00
		aes_ctr_fi	3.000s	49.928us	1	1	100.00
V2S	sec_cm_main_fsm_global_esc	aes_alert_reset	4.000s	302.947us	1	1	100.00
V2S	sec_cm_main_fsm_local_esc	aes_fi	5.000s	168.174us	1	1	100.00
		aes_control_fi	4.000s	58.659us	1	1	100.00
		aes_cipher_fi	25.000s	10.008ms	0	1	0.00
		aes_ctr_fi	3.000s	49.928us	1	1	100.00
V2S	sec_cm_cipher_fsm_local_esc	aes_fi	5.000s	168.174us	1	1	100.00
		aes_control_fi	4.000s	58.659us	1	1	100.00
		aes_cipher_fi	25.000s	10.008ms	0	1	0.00
		aes_ctr_fi	3.000s	49.928us	1	1	100.00
V2S	sec_cm_ctr_fsm_local_esc	aes_fi	5.000s	168.174us	1	1	100.00
		aes_control_fi	4.000s	58.659us	1	1	100.00
		aes_ctr_fi	3.000s	49.928us	1	1	100.00
V2S	sec_cm_data_reg_local_esc	aes_fi	5.000s	168.174us	1	1	100.00
		aes_control_fi	4.000s	58.659us	1	1	100.00
		aes_cipher_fi	25.000s	10.008ms	0	1	0.00
V2S		TOTAL			10	11	90.91
V3	stress_all_with_rand_reset	aes_stress_all_with_rand_reset	18.000s	2.448ms	0	1	0.00
V3		TOTAL			0	1	0.00
		TOTAL			30	32	93.75

Failure Buckets

• UVM_FATAL (aes_cipher_fi_vseq.sv:62) [aes_cipher_fi_vseq] wait timeout occurred! has 1 failures:

  • Test aes_cipher_fi has 1 failures.

    • 0.aes_cipher_fi.81052504966665807927999450047311116861628049626574636233214077584723886402170
      Line 143, in log /nightly/current_run/scratch/master/aes_masked-sim-xcelium/0.aes_cipher_fi/latest/run.log

        UVM_FATAL @ 10008474043 ps: (aes_cipher_fi_vseq.sv:62) [uvm_test_top.env.virtual_sequencer.aes_cipher_fi_vseq] wait timeout occurred!
        UVM_INFO @ 10008474043 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
        --- UVM Report catcher Summary ---
      

• UVM_FATAL (aes_base_vseq.sv:74) [aes_stress_vseq] Check failed (aes_ctrl_aux[*] == cfg.do_reseed) has 1 failures:

  • Test aes_stress_all_with_rand_reset has 1 failures.

    • 0.aes_stress_all_with_rand_reset.108968143065275495938834852785409600601836756702513969683278944851456975030515
      Line 411, in log /nightly/current_run/scratch/master/aes_masked-sim-xcelium/0.aes_stress_all_with_rand_reset/latest/run.log

        UVM_FATAL @ 2447654064 ps: (aes_base_vseq.sv:74) [uvm_test_top.env.virtual_sequencer.aes_stress_vseq] Check failed (aes_ctrl_aux[0] == cfg.do_reseed)
        UVM_INFO @ 2447654064 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER]
        --- UVM Report catcher Summary ---