cf445d0| Stage | Name | Tests | Max Job Runtime | Simulated Time | Passing | Total | Pass Rate |
|---|---|---|---|---|---|---|---|
| V1 | smoke | keymgr_dpe_smoke | 18.080s | 1.136ms | 1 | 1 | 100.00 |
| V1 | csr_hw_reset | keymgr_dpe_csr_hw_reset | 1.050s | 30.500us | 1 | 1 | 100.00 |
| V1 | csr_rw | keymgr_dpe_csr_rw | 0.740s | 72.005us | 1 | 1 | 100.00 |
| V1 | csr_bit_bash | keymgr_dpe_csr_bit_bash | 6.000s | 1.194ms | 1 | 1 | 100.00 |
| V1 | csr_aliasing | keymgr_dpe_csr_aliasing | 3.640s | 306.397us | 1 | 1 | 100.00 |
| V1 | csr_mem_rw_with_rand_reset | keymgr_dpe_csr_mem_rw_with_rand_reset | 1.030s | 155.089us | 1 | 1 | 100.00 |
| V1 | regwen_csr_and_corresponding_lockable_csr | keymgr_dpe_csr_rw | 0.740s | 72.005us | 1 | 1 | 100.00 |
| keymgr_dpe_csr_aliasing | 3.640s | 306.397us | 1 | 1 | 100.00 | ||
| V1 | TOTAL | 6 | 6 | 100.00 | |||
| V2 | intr_test | keymgr_dpe_intr_test | 0.670s | 61.801us | 1 | 1 | 100.00 |
| V2 | alert_test | keymgr_dpe_alert_test | 0.780s | 14.802us | 1 | 1 | 100.00 |
| V2 | tl_d_oob_addr_access | keymgr_dpe_tl_errors | 1.720s | 174.706us | 1 | 1 | 100.00 |
| V2 | tl_d_illegal_access | keymgr_dpe_tl_errors | 1.720s | 174.706us | 1 | 1 | 100.00 |
| V2 | tl_d_outstanding_access | keymgr_dpe_csr_hw_reset | 1.050s | 30.500us | 1 | 1 | 100.00 |
| keymgr_dpe_csr_rw | 0.740s | 72.005us | 1 | 1 | 100.00 | ||
| keymgr_dpe_csr_aliasing | 3.640s | 306.397us | 1 | 1 | 100.00 | ||
| keymgr_dpe_same_csr_outstanding | 1.350s | 138.450us | 1 | 1 | 100.00 | ||
| V2 | tl_d_partial_access | keymgr_dpe_csr_hw_reset | 1.050s | 30.500us | 1 | 1 | 100.00 |
| keymgr_dpe_csr_rw | 0.740s | 72.005us | 1 | 1 | 100.00 | ||
| keymgr_dpe_csr_aliasing | 3.640s | 306.397us | 1 | 1 | 100.00 | ||
| keymgr_dpe_same_csr_outstanding | 1.350s | 138.450us | 1 | 1 | 100.00 | ||
| V2 | TOTAL | 4 | 4 | 100.00 | |||
| V2S | tl_intg_err | keymgr_dpe_sec_cm | 14.042s | 0 | 1 | 0.00 | |
| keymgr_dpe_tl_intg_err | 3.540s | 861.020us | 1 | 1 | 100.00 | ||
| V2S | shadow_reg_update_error | keymgr_dpe_shadow_reg_errors | 1.470s | 360.070us | 1 | 1 | 100.00 |
| V2S | shadow_reg_read_clear_staged_value | keymgr_dpe_shadow_reg_errors | 1.470s | 360.070us | 1 | 1 | 100.00 |
| V2S | shadow_reg_storage_error | keymgr_dpe_shadow_reg_errors | 1.470s | 360.070us | 1 | 1 | 100.00 |
| V2S | shadowed_reset_glitch | keymgr_dpe_shadow_reg_errors | 1.470s | 360.070us | 1 | 1 | 100.00 |
| V2S | shadow_reg_update_error_with_csr_rw | keymgr_dpe_shadow_reg_errors_with_csr_rw | 1.670s | 116.971us | 1 | 1 | 100.00 |
| V2S | prim_count_check | keymgr_dpe_sec_cm | 14.042s | 0 | 1 | 0.00 | |
| V2S | prim_fsm_check | keymgr_dpe_sec_cm | 14.042s | 0 | 1 | 0.00 | |
| V2S | TOTAL | 3 | 4 | 75.00 | |||
| TOTAL | 13 | 14 | 92.86 |
Job returned non-zero exit code has 1 failures:
0.keymgr_dpe_sec_cm.6220687947647416651169277581820129361837856488770535870579318279947765165937
Log /nightly/current_run/scratch/master/keymgr_dpe-sim-vcs/0.keymgr_dpe_sec_cm/latest/run.log
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64; Sep 15 16:32 2025
Feature removed during lmreread, or wrong
SERVER line hostid.
Check your license file.
Please contact VCS Customer Support at 1-800-VERILOG for more information.
make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:186: simulate] Error 255