ROM_CTRL/64KB Simulation Results

Tuesday September 16 2025 16:05:40 UTC

GitHub Revision: 572e2c3

Branch: master

Testplan

Simulator: VCS

Test Results

Stage	Name	Tests	Max Job Runtime	Simulated Time	Passing	Total	Pass Rate
V1	smoke	rom_ctrl_smoke	6.410s	757.627us	1	1	100.00
V1	csr_hw_reset	rom_ctrl_csr_hw_reset	9.870s	211.068us	1	1	100.00
V1	csr_rw	rom_ctrl_csr_rw	5.680s	210.387us	1	1	100.00
V1	csr_bit_bash	rom_ctrl_csr_bit_bash	6.560s	1.027ms	1	1	100.00
V1	csr_aliasing	rom_ctrl_csr_aliasing	5.320s	2.786ms	1	1	100.00
V1	csr_mem_rw_with_rand_reset	rom_ctrl_csr_mem_rw_with_rand_reset	7.030s	1.071ms	1	1	100.00
V1	regwen_csr_and_corresponding_lockable_csr	rom_ctrl_csr_rw	5.680s	210.387us	1	1	100.00
		rom_ctrl_csr_aliasing	5.320s	2.786ms	1	1	100.00
V1	mem_walk	rom_ctrl_mem_walk	6.250s	2.283ms	1	1	100.00
V1	mem_partial_access	rom_ctrl_mem_partial_access	5.250s	1.539ms	1	1	100.00
V1		TOTAL			8	8	100.00
V2	max_throughput_chk	rom_ctrl_max_throughput_chk	20.426s		0	1	0.00
V2	stress_all	rom_ctrl_stress_all	21.560s	10.838ms	1	1	100.00
V2	kmac_err_chk	rom_ctrl_kmac_err_chk	11.790s	387.950us	1	1	100.00
V2	alert_test	rom_ctrl_alert_test	6.510s	392.245us	1	1	100.00
V2	tl_d_oob_addr_access	rom_ctrl_tl_errors	8.840s	292.994us	1	1	100.00
V2	tl_d_illegal_access	rom_ctrl_tl_errors	8.840s	292.994us	1	1	100.00
V2	tl_d_outstanding_access	rom_ctrl_csr_hw_reset	9.870s	211.068us	1	1	100.00
		rom_ctrl_csr_rw	5.680s	210.387us	1	1	100.00
		rom_ctrl_csr_aliasing	5.320s	2.786ms	1	1	100.00
		rom_ctrl_same_csr_outstanding	5.900s	212.164us	1	1	100.00
V2	tl_d_partial_access	rom_ctrl_csr_hw_reset	9.870s	211.068us	1	1	100.00
		rom_ctrl_csr_rw	5.680s	210.387us	1	1	100.00
		rom_ctrl_csr_aliasing	5.320s	2.786ms	1	1	100.00
		rom_ctrl_same_csr_outstanding	5.900s	212.164us	1	1	100.00
V2		TOTAL			5	6	83.33
V2S	corrupt_sig_fatal_chk	rom_ctrl_corrupt_sig_fatal_chk	1.796m	14.880ms	1	1	100.00
V2S	passthru_mem_tl_intg_err	rom_ctrl_passthru_mem_tl_intg_err	33.010s	1.072ms	1	1	100.00
V2S	tl_intg_err	rom_ctrl_sec_cm	3.625m	634.108us	0	1	0.00
		rom_ctrl_tl_intg_err	1.502m	1.340ms	1	1	100.00
V2S	prim_fsm_check	rom_ctrl_sec_cm	3.625m	634.108us	0	1	0.00
V2S	prim_count_check	rom_ctrl_sec_cm	3.625m	634.108us	0	1	0.00
V2S	sec_cm_checker_ctr_consistency	rom_ctrl_corrupt_sig_fatal_chk	1.796m	14.880ms	1	1	100.00
V2S	sec_cm_checker_ctrl_flow_consistency	rom_ctrl_corrupt_sig_fatal_chk	1.796m	14.880ms	1	1	100.00
V2S	sec_cm_checker_fsm_local_esc	rom_ctrl_corrupt_sig_fatal_chk	1.796m	14.880ms	1	1	100.00
V2S	sec_cm_compare_ctrl_flow_consistency	rom_ctrl_corrupt_sig_fatal_chk	1.796m	14.880ms	1	1	100.00
V2S	sec_cm_compare_ctr_consistency	rom_ctrl_corrupt_sig_fatal_chk	1.796m	14.880ms	1	1	100.00
V2S	sec_cm_compare_ctr_redun	rom_ctrl_sec_cm	3.625m	634.108us	0	1	0.00
V2S	sec_cm_fsm_sparse	rom_ctrl_sec_cm	3.625m	634.108us	0	1	0.00
V2S	sec_cm_mem_scramble	rom_ctrl_smoke	6.410s	757.627us	1	1	100.00
V2S	sec_cm_mem_digest	rom_ctrl_smoke	6.410s	757.627us	1	1	100.00
V2S	sec_cm_intersig_mubi	rom_ctrl_smoke	6.410s	757.627us	1	1	100.00
V2S	sec_cm_bus_integrity	rom_ctrl_tl_intg_err	1.502m	1.340ms	1	1	100.00
V2S	sec_cm_bus_local_esc	rom_ctrl_corrupt_sig_fatal_chk	1.796m	14.880ms	1	1	100.00
		rom_ctrl_kmac_err_chk	11.790s	387.950us	1	1	100.00
V2S	sec_cm_mux_mubi	rom_ctrl_corrupt_sig_fatal_chk	1.796m	14.880ms	1	1	100.00
V2S	sec_cm_mux_consistency	rom_ctrl_corrupt_sig_fatal_chk	1.796m	14.880ms	1	1	100.00
V2S	sec_cm_ctrl_redun	rom_ctrl_corrupt_sig_fatal_chk	1.796m	14.880ms	1	1	100.00
V2S	sec_cm_ctrl_mem_integrity	rom_ctrl_passthru_mem_tl_intg_err	33.010s	1.072ms	1	1	100.00
V2S	sec_cm_tlul_fifo_ctr_redun	rom_ctrl_sec_cm	3.625m	634.108us	0	1	0.00
V2S		TOTAL			3	4	75.00
V3	stress_all_with_rand_reset	rom_ctrl_stress_all_with_rand_reset	22.354s		0	1	0.00
V3		TOTAL			0	1	0.00
		TOTAL			16	19	84.21

Failure Buckets

• Job returned non-zero exit code has 2 failures:

  • Test rom_ctrl_max_throughput_chk has 1 failures.

    • 0.rom_ctrl_max_throughput_chk.34428580864701089673943988831521879434359027995121989273237799385256563025670
      Log /nightly/current_run/scratch/master/rom_ctrl_64kB-sim-vcs/0.rom_ctrl_max_throughput_chk/latest/run.log

        Chronologic VCS simulator copyright 1991-2023
        Contains Synopsys proprietary information.
        Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64;  Sep 16 16:15 2025
        Feature removed during lmreread, or wrong
        SERVER line hostid.
        Check your license file.
      
        Please contact VCS Customer Support at 1-800-VERILOG for more information.
      
        make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:186: simulate] Error 255
      

  • Test rom_ctrl_stress_all_with_rand_reset has 1 failures.

    • 0.rom_ctrl_stress_all_with_rand_reset.19321337052738426112960487935161406620588232860928409979022179581686972241381
      Log /nightly/current_run/scratch/master/rom_ctrl_64kB-sim-vcs/0.rom_ctrl_stress_all_with_rand_reset/latest/run.log

        Chronologic VCS simulator copyright 1991-2023
        Contains Synopsys proprietary information.
        Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64;  Sep 16 16:15 2025
        Feature removed during lmreread, or wrong
        SERVER line hostid.
        Check your license file.
      
        Please contact VCS Customer Support at 1-800-VERILOG for more information.
      
        make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:186: simulate] Error 255
      

• Offending '(curr_fwd | pend_req[d2h.d_source].pend)' has 1 failures:

  • Test rom_ctrl_sec_cm has 1 failures.

    • 0.rom_ctrl_sec_cm.84306813617783355683216020863191134233913954266979667125038980626454532297072
      Line 245, in log /nightly/current_run/scratch/master/rom_ctrl_64kB-sim-vcs/0.rom_ctrl_sec_cm/latest/run.log

            Offending '(curr_fwd | pend_req[d2h.d_source].pend)'
        Starting assertion attempts at time 37319697ps: level = 0 arg = tb.dut.u_tl_adapter_rom.u_reqfifo (from inst vcs_paramclassrepository (src/lowrisc_dv_rom_ctrl_env_0.1/seq_lib/rom_ctrl_common_vseq.sv:119))
        Starting assertion attempts at time 37319697ps: level = 0 arg = tb.dut.u_tl_adapter_rom.u_sramreqfifo (from inst vcs_paramclassrepository (src/lowrisc_dv_rom_ctrl_env_0.1/seq_lib/rom_ctrl_common_vseq.sv:120))
        Starting assertion attempts at time 37319697ps: level = 0 arg = tb.dut.u_tl_adapter_rom.u_rspfifo (from inst vcs_paramclassrepository (src/lowrisc_dv_rom_ctrl_env_0.1/seq_lib/rom_ctrl_common_vseq.sv:121))