{"block":{"name":"rstmgr_cnsty_chk","variant":null,"commit":"2f20b6f01db1d82edb8db6f1d92e07c680fd8232","commit_short":"2f20b6f","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/2f20b6f01db1d82edb8db6f1d92e07c680fd8232","revision_info":"GitHub Revision: [`2f20b6f`](https://github.com/lowrisc/opentitan/tree/2f20b6f01db1d82edb8db6f1d92e07c680fd8232)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-03-16T16:04:31Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/top_darjeeling/ip_autogen/rstmgr/dv/data/rstmgr_cnsty_chk_testplan.html","stages":{"unmapped":{"testpoints":{"Unmapped":{"tests":{"rstmgr_cnsty_chk_test":{"max_time":2.12,"sim_time":0.0,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0}},"coverage":{"code":{"block":null,"line_statement":null,"branch":null,"condition_expression":null,"toggle":null,"fsm":null},"assertion":null,"functional":null},"cov_report_page":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/cov_report/dashboard.html","failed_jobs":{"buckets":{"UVM_ERROR (tb.sv:272) [reset_class] Check failed ((delta_cycles < -12) || (delta_cycles > -1) || (error_count == *))":[{"name":"rstmgr_cnsty_chk_test","qual_name":"0.rstmgr_cnsty_chk_test.108820154582734105848079354726100043005920702620462472289316344751862018308181","seed":108820154582734105848079354726100043005920702620462472289316344751862018308181,"line":175,"log_path":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/0.rstmgr_cnsty_chk_test/latest/run.log","log_context":["UVM_ERROR @ 1750615993 ps: (tb.sv:272) [reset_class] Check failed ((delta_cycles < -12) || (delta_cycles > -1) || (error_count == 0))  \n","UVM_INFO @ 1768215993 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -11 total errors 0 / 16\n","UVM_INFO @ 1785815993 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -10 total errors 0 / 16\n","UVM_INFO @ 1803415993 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -9 total errors 0 / 16\n","UVM_INFO @ 1821015993 ps: (tb.sv:266) [reset_class] Scan parent release with cycles delta -8 total errors 0 / 16\n"]}],"Job killed most likely because its dependent job failed.":[{"name":"rstmgr_cnsty_chk","qual_name":"cov_merge","seed":null,"line":null,"log_path":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/cov_merge/merged.vdb/cov_merge.log","log_context":[]},{"name":"rstmgr_cnsty_chk","qual_name":"cov_report","seed":null,"line":null,"log_path":"/nightly/current_run/scratch/master/rstmgr_cnsty_chk-sim-vcs/cov_report/cov_report.log","log_context":[]}]}},"passed":0,"total":1,"percent":0.0}