{"block":{"name":"rv_timer","variant":null,"commit":"bb824c6dc0e644c45986470c7373dcb18445c88f","commit_short":"bb824c6","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/bb824c6dc0e644c45986470c7373dcb18445c88f","revision_info":"GitHub Revision: [`bb824c6`](https://github.com/lowrisc/opentitan/tree/bb824c6dc0e644c45986470c7373dcb18445c88f)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-03-17T16:08:08Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/rv_timer/data/rv_timer_testplan.html","stages":{"V1":{"testpoints":{"random":{"tests":{"rv_timer_random":{"max_time":0.6,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"rv_timer_csr_hw_reset":{"max_time":0.64,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"rv_timer_csr_rw":{"max_time":0.53,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"rv_timer_csr_bit_bash":{"max_time":2.45,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"rv_timer_csr_aliasing":{"max_time":0.71,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"rv_timer_csr_mem_rw_with_rand_reset":{"max_time":0.66,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"rv_timer_csr_rw":{"max_time":0.53,"sim_time":0.0,"passed":1,"total":1,"percent":100.0},"rv_timer_csr_aliasing":{"max_time":0.71,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"V2":{"testpoints":{"random_reset":{"tests":{"rv_timer_random_reset":{"max_time":0.62,"sim_time":0.0,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"disabled":{"tests":{"rv_timer_disabled":{"max_time":0.86,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"cfg_update_on_fly":{"tests":{"rv_timer_cfg_update_on_fly":{"max_time":5.16,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"no_interrupt_test":{"tests":{"rv_timer_cfg_update_on_fly":{"max_time":5.16,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"stress":{"tests":{"rv_timer_stress_all":{"max_time":0.68,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"rv_timer_alert_test":{"max_time":0.51,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"rv_timer_intr_test":{"max_time":0.54,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"rv_timer_tl_errors":{"max_time":1.01,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"rv_timer_tl_errors":{"max_time":1.01,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"rv_timer_csr_hw_reset":{"max_time":0.64,"sim_time":0.0,"passed":1,"total":1,"percent":100.0},"rv_timer_csr_rw":{"max_time":0.53,"sim_time":0.0,"passed":1,"total":1,"percent":100.0},"rv_timer_csr_aliasing":{"max_time":0.71,"sim_time":0.0,"passed":1,"total":1,"percent":100.0},"rv_timer_same_csr_outstanding":{"max_time":0.69,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"rv_timer_csr_hw_reset":{"max_time":0.64,"sim_time":0.0,"passed":1,"total":1,"percent":100.0},"rv_timer_csr_rw":{"max_time":0.53,"sim_time":0.0,"passed":1,"total":1,"percent":100.0},"rv_timer_csr_aliasing":{"max_time":0.71,"sim_time":0.0,"passed":1,"total":1,"percent":100.0},"rv_timer_same_csr_outstanding":{"max_time":0.69,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":16,"total":17,"percent":94.11764705882354},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"rv_timer_sec_cm":{"max_time":0.67,"sim_time":0.0,"passed":1,"total":1,"percent":100.0},"rv_timer_tl_intg_err":{"max_time":0.73,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"rv_timer_tl_intg_err":{"max_time":0.73,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"V3":{"testpoints":{"min_value":{"tests":{"rv_timer_min":{"max_time":0.52,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"max_value":{"tests":{"rv_timer_max":{"max_time":0.57,"sim_time":0.0,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"stress_all_with_rand_reset":{"tests":{"rv_timer_stress_all_with_rand_reset":{"max_time":21.29,"sim_time":0.0,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0}},"passed":1,"total":3,"percent":33.333333333333336}},"coverage":{"code":{"block":null,"line_statement":100.0,"branch":100.0,"condition_expression":96.0,"toggle":99.22,"fsm":null},"assertion":95.22,"functional":84.41},"cov_report_page":"/nightly/current_run/scratch/master/rv_timer-sim-vcs/cov_report/dashboard.html","failed_jobs":{"buckets":{"UVM_ERROR (rv_timer_scoreboard.sv:231) [scoreboard] Check failed csr.get_mirrored_value() == item.d_data (* [*] vs * [*])":[{"name":"rv_timer_max","qual_name":"0.rv_timer_max.60528841970439904368257562923639871598002591685276008292057196077746102107363","seed":60528841970439904368257562923639871598002591685276008292057196077746102107363,"line":75,"log_path":"/nightly/current_run/scratch/master/rv_timer-sim-vcs/0.rv_timer_max/latest/run.log","log_context":["UVM_ERROR @  49746848 ps: (rv_timer_scoreboard.sv:231) [uvm_test_top.env.scoreboard] Check failed csr.get_mirrored_value() == item.d_data (1 [0x1] vs 0 [0x0]) \n","UVM_INFO @  49746848 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (rv_timer_base_vseq.sv:163) [intr_state_spinwait] timeout rv_timer_reg_block.intr_state* (addr=*) == *":[{"name":"rv_timer_random_reset","qual_name":"0.rv_timer_random_reset.43316733951511675709465911240954079239575723346526795846794913912147298123802","seed":43316733951511675709465911240954079239575723346526795846794913912147298123802,"line":75,"log_path":"/nightly/current_run/scratch/master/rv_timer-sim-vcs/0.rv_timer_random_reset/latest/run.log","log_context":["UVM_FATAL @  86202571 ps: (rv_timer_base_vseq.sv:163) [intr_state_spinwait] timeout rv_timer_reg_block.intr_state0 (addr=0x73ff8f04) == 0x1\n","UVM_INFO @  86202571 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (cip_base_vseq.sv:1170) [rv_timer_common_vseq] Check failed (vseq_done)":[{"name":"rv_timer_stress_all_with_rand_reset","qual_name":"0.rv_timer_stress_all_with_rand_reset.12158713708822307263259549701587954762516057458175233641029847730257196833305","seed":12158713708822307263259549701587954762516057458175233641029847730257196833305,"line":327,"log_path":"/nightly/current_run/scratch/master/rv_timer-sim-vcs/0.rv_timer_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_FATAL @ 14610227830 ps: (cip_base_vseq.sv:1170) [uvm_test_top.env.virtual_sequencer.rv_timer_common_vseq] Check failed (vseq_done)  \n","UVM_INFO @ 14610227830 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":28,"total":31,"percent":90.3225806451613}