{"block":{"name":"mbx","variant":null,"commit":"03992b65a5f2d082fa6453aa5bfa850fe68f14b1","commit_short":"03992b6","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/03992b65a5f2d082fa6453aa5bfa850fe68f14b1","revision_info":"GitHub Revision: [`03992b6`](https://github.com/lowrisc/opentitan/tree/03992b65a5f2d082fa6453aa5bfa850fe68f14b1)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-03-25T16:05:50Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/mbx/data/mbx_testplan.html","stages":{"V1":{"testpoints":{"mbx_smoke":{"tests":{"mbx_smoke":{"max_time":21.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"mbx_csr_hw_reset":{"max_time":1.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"mbx_csr_rw":{"max_time":1.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"mbx_csr_bit_bash":{"max_time":3.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"mbx_csr_aliasing":{"max_time":2.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"mbx_csr_mem_rw_with_rand_reset":{"max_time":1.0,"sim_time":0.0,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"mbx_csr_rw":{"max_time":1.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":2.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":7,"total":8,"percent":87.5},"V2":{"testpoints":{"mbx_stress":{"tests":{"mbx_stress":{"max_time":118.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mbx_max_activity":{"tests":{"mbx_stress_zero_delays":{"max_time":141.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mbx_imbx_oob":{"tests":{"mbx_imbx_oob":{"max_time":8.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mbx_doe_intr_msg":{"tests":{"mbx_doe_intr_msg":{"max_time":9.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"mbx_alert_test":{"max_time":2.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"mbx_intr_test":{"max_time":1.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"mbx_tl_errors":{"max_time":2.0,"sim_time":0.0,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tl_d_illegal_access":{"tests":{"mbx_tl_errors":{"max_time":2.0,"sim_time":0.0,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tl_d_outstanding_access":{"tests":{"mbx_csr_hw_reset":{"max_time":1.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0},"mbx_csr_rw":{"max_time":1.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":2.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0},"mbx_same_csr_outstanding":{"max_time":2.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"mbx_csr_hw_reset":{"max_time":1.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0},"mbx_csr_rw":{"max_time":1.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":2.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0},"mbx_same_csr_outstanding":{"max_time":2.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":14,"total":16,"percent":87.5},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"mbx_sec_cm":{"max_time":1.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0},"mbx_tl_intg_err":{"max_time":2.0,"sim_time":0.0,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"coverage":{"code":{"block":96.82,"line_statement":96.64,"branch":91.71,"condition_expression":null,"toggle":85.96,"fsm":null},"assertion":97.05,"functional":78.02},"cov_report_page":"/nightly/current_run/scratch/master/mbx-sim-xcelium/cov_report/index.html","failed_jobs":{"buckets":{"UVM_ERROR (cip_base_scoreboard.sv:582) scoreboard [scoreboard] On interface mbx_soc_reg_block, item had unexpected d_error value(predicted *, but saw *).":[{"name":"mbx_tl_errors","qual_name":"0.mbx_tl_errors.79988960868228290781345316858064588126688141624678738504443621384146658908200","seed":79988960868228290781345316858064588126688141624678738504443621384146658908200,"line":85,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_tl_errors/latest/run.log","log_context":["UVM_ERROR @   9692618 ps: (cip_base_scoreboard.sv:582) uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] On interface mbx_soc_reg_block, item had unexpected d_error value(predicted 1, but saw 0).\n"," TL item was: req: (cip_tl_seq_item@16912) { a_addr: 'he3796a90  a_data: 'h73658af  a_mask: 'hb  a_size: 'h2  a_param: 'h0  a_source: 'h3b  a_opcode: 'h1  a_user: 'h25ba5  d_param: 'h0  d_source: 'h3b  d_data: 'h0  d_size: 'h2  d_opcode: 'h0  d_error: 'h0  d_sink: 'h0  d_user: 'h1caa  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{\"Unsupported partial write\"}.\n","UVM_INFO @   9692618 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]},{"name":"mbx_csr_mem_rw_with_rand_reset","qual_name":"0.mbx_csr_mem_rw_with_rand_reset.32040756607572940346057577800025233485732818639910564456717448333479914884361","seed":32040756607572940346057577800025233485732818639910564456717448333479914884361,"line":86,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_csr_mem_rw_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @  19548373 ps: (cip_base_scoreboard.sv:582) uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] On interface mbx_soc_reg_block, item had unexpected d_error value(predicted 1, but saw 0).\n"," TL item was: req: (cip_tl_seq_item@18846) { a_addr: 'h65edbb30  a_data: 'h1a697c80  a_mask: 'h1  a_size: 'h0  a_param: 'h0  a_source: 'h3c  a_opcode: 'h0  a_user: 'h269d5  d_param: 'h0  d_source: 'h3c  d_data: 'h0  d_size: 'h0  d_opcode: 'h0  d_error: 'h0  d_sink: 'h0  d_user: 'h152a  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{\"Unsupported partial write\"}.\n","UVM_INFO @  19548373 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]}]}},"passed":23,"total":26,"percent":88.46153846153847}