{"block":{"name":"mbx","variant":null,"commit":"8ba5f7561c78dc66838f337a6e6c4f995630cdb0","commit_short":"8ba5f75","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/8ba5f7561c78dc66838f337a6e6c4f995630cdb0","revision_info":"GitHub Revision: [`8ba5f75`](https://github.com/lowrisc/opentitan/tree/8ba5f7561c78dc66838f337a6e6c4f995630cdb0)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-03-30T16:01:39Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/mbx/data/mbx_testplan.html","stages":{"V1":{"testpoints":{"mbx_smoke":{"tests":{"mbx_smoke":{"max_time":43.0,"sim_time":23755.400384,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"mbx_csr_hw_reset":{"max_time":2.0,"sim_time":19.832401,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"mbx_csr_rw":{"max_time":2.0,"sim_time":25.925913,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"mbx_csr_bit_bash":{"max_time":4.0,"sim_time":150.69883900000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"mbx_csr_aliasing":{"max_time":2.0,"sim_time":500.995943,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"mbx_csr_mem_rw_with_rand_reset":{"max_time":2.0,"sim_time":19.812922999999998,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"mbx_csr_rw":{"max_time":2.0,"sim_time":25.925913,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":2.0,"sim_time":500.995943,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":5,"total":6,"percent":83.33333333333333},"V2":{"testpoints":{"mbx_stress":{"tests":{"mbx_stress":{"max_time":3.0,"sim_time":386.452804,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mbx_max_activity":{"tests":{"mbx_stress_zero_delays":{"max_time":2.0,"sim_time":21.211756,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mbx_imbx_oob":{"tests":{"mbx_imbx_oob":{"max_time":27.0,"sim_time":3767.5816809999997,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mbx_doe_intr_msg":{"tests":{"mbx_doe_intr_msg":{"max_time":11.0,"sim_time":742.9987219999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"mbx_alert_test":{"max_time":2.0,"sim_time":68.465473,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"mbx_intr_test":{"max_time":2.0,"sim_time":20.44516,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"mbx_tl_errors":{"max_time":2.0,"sim_time":3.346479,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tl_d_illegal_access":{"tests":{"mbx_tl_errors":{"max_time":2.0,"sim_time":3.346479,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tl_d_outstanding_access":{"tests":{"mbx_csr_hw_reset":{"max_time":2.0,"sim_time":19.832401,"passed":1,"total":1,"percent":100.0},"mbx_csr_rw":{"max_time":2.0,"sim_time":25.925913,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":2.0,"sim_time":500.995943,"passed":1,"total":1,"percent":100.0},"mbx_same_csr_outstanding":{"max_time":2.0,"sim_time":48.421866,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"mbx_csr_hw_reset":{"max_time":2.0,"sim_time":19.832401,"passed":1,"total":1,"percent":100.0},"mbx_csr_rw":{"max_time":2.0,"sim_time":25.925913,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":2.0,"sim_time":500.995943,"passed":1,"total":1,"percent":100.0},"mbx_same_csr_outstanding":{"max_time":2.0,"sim_time":48.421866,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":8,"total":11,"percent":72.72727272727273},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"mbx_sec_cm":{"max_time":2.0,"sim_time":39.412028,"passed":1,"total":1,"percent":100.0},"mbx_tl_intg_err":{"max_time":2.0,"sim_time":385.450658,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"coverage":{"code":{"block":95.61,"line_statement":95.13,"branch":88.29,"condition_expression":null,"toggle":85.88,"fsm":null},"assertion":96.96,"functional":77.43},"cov_report_page":"/nightly/current_run/scratch/master/mbx-sim-xcelium/cov_report/index.html","failed_jobs":{"buckets":{"UVM_ERROR (mbx_scoreboard.sv:500) [scoreboard] Check failed item.d_data == exp_data (* [*] vs * [*]) RDATA read data mismatched":[{"name":"mbx_stress","qual_name":"0.mbx_stress.6999533206092563776695677030121015413553944787399051391601094422425542592008","seed":6999533206092563776695677030121015413553944787399051391601094422425542592008,"line":95,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_stress/latest/run.log","log_context":["UVM_ERROR @ 386452804 ps: (mbx_scoreboard.sv:500) [uvm_test_top.env.scoreboard] Check failed item.d_data == exp_data (703975117 [0x29f5cecd] vs 0 [0x0]) RDATA read data mismatched\n","UVM_INFO @ 386452804 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (mbx_scoreboard.sv:537) [scoreboard] Check failed m_ib_data_q.size() != * (* [*] vs * [*]) No write data in WDATA register":[{"name":"mbx_stress_zero_delays","qual_name":"0.mbx_stress_zero_delays.12947410317021671398914617822355350269689686792169820678753831849819739255104","seed":12947410317021671398914617822355350269689686792169820678753831849819739255104,"line":92,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_stress_zero_delays/latest/run.log","log_context":["UVM_ERROR @  21211756 ps: (mbx_scoreboard.sv:537) [uvm_test_top.env.scoreboard] Check failed m_ib_data_q.size() != 0 (0 [0x0] vs 0 [0x0]) No write data in WDATA register\n","UVM_INFO @  21211756 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_scoreboard.sv:582) scoreboard [scoreboard] On interface mbx_soc_reg_block, item had unexpected d_error value(predicted *, but saw *).":[{"name":"mbx_tl_errors","qual_name":"0.mbx_tl_errors.23667605593531824770743825870176299406168523503955254249806723245984888782429","seed":23667605593531824770743825870176299406168523503955254249806723245984888782429,"line":85,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_tl_errors/latest/run.log","log_context":["UVM_ERROR @   3346479 ps: (cip_base_scoreboard.sv:582) uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] On interface mbx_soc_reg_block, item had unexpected d_error value(predicted 1, but saw 0).\n"," TL item was: req: (cip_tl_seq_item@15372) { a_addr: 'h8b924a14  a_data: 'h3e5f7a53  a_mask: 'h1  a_size: 'h2  a_param: 'h0  a_source: 'hb4  a_opcode: 'h1  a_user: 'h262f9  d_param: 'h0  d_source: 'hb4  d_data: 'h0  d_size: 'h2  d_opcode: 'h0  d_error: 'h0  d_sink: 'h0  d_user: 'h1caa  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{\"Unsupported partial write\"}.\n","UVM_INFO @   3346479 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]},{"name":"mbx_csr_mem_rw_with_rand_reset","qual_name":"0.mbx_csr_mem_rw_with_rand_reset.19713084744045982307568362440575203632061872060402856900303884039310489381937","seed":19713084744045982307568362440575203632061872060402856900303884039310489381937,"line":86,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_csr_mem_rw_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @  19812923 ps: (cip_base_scoreboard.sv:582) uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] On interface mbx_soc_reg_block, item had unexpected d_error value(predicted 1, but saw 0).\n"," TL item was: req: (cip_tl_seq_item@17467) { a_addr: 'hff142d4  a_data: 'he92f9028  a_mask: 'h7  a_size: 'h2  a_param: 'h0  a_source: 'hff  a_opcode: 'h1  a_user: 'h25264  d_param: 'h0  d_source: 'hff  d_data: 'h0  d_size: 'h2  d_opcode: 'h0  d_error: 'h0  d_sink: 'h0  d_user: 'h1caa  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{\"Unsupported partial write\"}.\n","UVM_INFO @  19812923 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]}]}},"passed":12,"total":16,"percent":75.0}