{"block":{"name":"uart","variant":null,"commit":"8ba5f7561c78dc66838f337a6e6c4f995630cdb0","commit_short":"8ba5f75","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/8ba5f7561c78dc66838f337a6e6c4f995630cdb0","revision_info":"GitHub Revision: [`8ba5f75`](https://github.com/lowrisc/opentitan/tree/8ba5f7561c78dc66838f337a6e6c4f995630cdb0)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-03-30T16:01:39Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/uart/data/uart_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"uart_smoke":{"max_time":7.11,"sim_time":5689.221855000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"uart_csr_hw_reset":{"max_time":0.64,"sim_time":16.274234,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"uart_csr_rw":{"max_time":0.62,"sim_time":13.512994,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"uart_csr_bit_bash":{"max_time":1.2,"sim_time":137.111263,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"uart_csr_aliasing":{"max_time":0.66,"sim_time":18.666433,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"uart_csr_mem_rw_with_rand_reset":{"max_time":0.85,"sim_time":38.964079,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"uart_csr_rw":{"max_time":0.62,"sim_time":13.512994,"passed":1,"total":1,"percent":100.0},"uart_csr_aliasing":{"max_time":0.66,"sim_time":18.666433,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":6,"total":6,"percent":100.0},"V2":{"testpoints":{"base_random_seq":{"tests":{"uart_tx_rx":{"max_time":168.72,"sim_time":107577.540824,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"parity":{"tests":{"uart_smoke":{"max_time":7.11,"sim_time":5689.221855000001,"passed":1,"total":1,"percent":100.0},"uart_tx_rx":{"max_time":168.72,"sim_time":107577.540824,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"parity_error":{"tests":{"uart_intr":{"max_time":276.51,"sim_time":259816.588808,"passed":1,"total":1,"percent":100.0},"uart_rx_parity_err":{"max_time":17.1,"sim_time":30732.40496,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"watermark":{"tests":{"uart_tx_rx":{"max_time":168.72,"sim_time":107577.540824,"passed":1,"total":1,"percent":100.0},"uart_intr":{"max_time":276.51,"sim_time":259816.588808,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"fifo_full":{"tests":{"uart_fifo_full":{"max_time":29.18,"sim_time":272747.126681,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"fifo_overflow":{"tests":{"uart_fifo_overflow":{"max_time":12.44,"sim_time":42969.67954,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"fifo_reset":{"tests":{"uart_fifo_reset":{"max_time":20.47,"sim_time":16276.656118000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"rx_frame_err":{"tests":{"uart_intr":{"max_time":276.51,"sim_time":259816.588808,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"rx_break_err":{"tests":{"uart_intr":{"max_time":276.51,"sim_time":259816.588808,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"rx_timeout":{"tests":{"uart_intr":{"max_time":276.51,"sim_time":259816.588808,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"perf":{"tests":{"uart_perf":{"max_time":29.26,"sim_time":4159.557852,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"sys_loopback":{"tests":{"uart_loopback":{"max_time":2.59,"sim_time":2271.6456510000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"line_loopback":{"tests":{"uart_loopback":{"max_time":2.59,"sim_time":2271.6456510000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"rx_noise_filter":{"tests":{"uart_noise_filter":{"max_time":0.57,"sim_time":27.097009999999997,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"rx_start_bit_filter":{"tests":{"uart_rx_start_bit_filter":{"max_time":2.0,"sim_time":1463.9344110000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tx_overide":{"tests":{"uart_tx_ovrd":{"max_time":2.6,"sim_time":2104.995899,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"rx_oversample":{"tests":{"uart_rx_oversample":{"max_time":11.4,"sim_time":2336.845943,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"long_b2b_transfer":{"tests":{"uart_long_xfer_wo_dly":{"max_time":685.45,"sim_time":166073.597997,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"stress_all":{"tests":{"uart_stress_all":{"max_time":117.44,"sim_time":157599.2052,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"alert_test":{"tests":{"uart_alert_test":{"max_time":0.52,"sim_time":25.371091,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"uart_intr_test":{"max_time":0.58,"sim_time":14.250625,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"uart_tl_errors":{"max_time":1.67,"sim_time":44.279428,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"uart_tl_errors":{"max_time":1.67,"sim_time":44.279428,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"uart_csr_hw_reset":{"max_time":0.64,"sim_time":16.274234,"passed":1,"total":1,"percent":100.0},"uart_csr_rw":{"max_time":0.62,"sim_time":13.512994,"passed":1,"total":1,"percent":100.0},"uart_csr_aliasing":{"max_time":0.66,"sim_time":18.666433,"passed":1,"total":1,"percent":100.0},"uart_same_csr_outstanding":{"max_time":0.68,"sim_time":74.227154,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"uart_csr_hw_reset":{"max_time":0.64,"sim_time":16.274234,"passed":1,"total":1,"percent":100.0},"uart_csr_rw":{"max_time":0.62,"sim_time":13.512994,"passed":1,"total":1,"percent":100.0},"uart_csr_aliasing":{"max_time":0.66,"sim_time":18.666433,"passed":1,"total":1,"percent":100.0},"uart_same_csr_outstanding":{"max_time":0.68,"sim_time":74.227154,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":20,"total":22,"percent":90.9090909090909},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"uart_sec_cm":{"max_time":0.89,"sim_time":171.43509899999998,"passed":1,"total":1,"percent":100.0},"uart_tl_intg_err":{"max_time":0.84,"sim_time":47.00411,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"uart_tl_intg_err":{"max_time":0.84,"sim_time":47.00411,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"V3":{"testpoints":{"stress_all_with_rand_reset":{"tests":{"uart_stress_all_with_rand_reset":{"max_time":27.44,"sim_time":9006.337394999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"coverage":{"code":{"block":null,"line_statement":99.48,"branch":98.14,"condition_expression":97.55,"toggle":91.55,"fsm":null},"assertion":95.97,"functional":47.25},"cov_report_page":"/nightly/current_run/scratch/master/uart-sim-vcs/cov_report/dashboard.html","failed_jobs":{"buckets":{"UVM_ERROR (uart_scoreboard.sv:393) [scoreboard] Check failed get_field_val(ral.status.rxidle, item.d_data) == rx_idle_exp (* [*] vs * [*]) check rx_idle fail: rx_en = *, uart_rx_clk_pulses = *":[{"name":"uart_noise_filter","qual_name":"0.uart_noise_filter.80173690461907354981746708048918384481737877899214831075711097572804838023290","seed":80173690461907354981746708048918384481737877899214831075711097572804838023290,"line":74,"log_path":"/nightly/current_run/scratch/master/uart-sim-vcs/0.uart_noise_filter/latest/run.log","log_context":["UVM_ERROR @   8897010 ps: (uart_scoreboard.sv:393) [uvm_test_top.env.scoreboard] Check failed get_field_val(ral.status.rxidle, item.d_data) == rx_idle_exp (0 [0x0] vs 1 [0x1]) check rx_idle fail: rx_en = 1, uart_rx_clk_pulses = 0\n","UVM_ERROR @   9797010 ps: (uart_scoreboard.sv:393) [uvm_test_top.env.scoreboard] Check failed get_field_val(ral.status.rxidle, item.d_data) == rx_idle_exp (0 [0x0] vs 1 [0x1]) check rx_idle fail: rx_en = 1, uart_rx_clk_pulses = 0\n","UVM_ERROR @  10037010 ps: (uart_scoreboard.sv:393) [uvm_test_top.env.scoreboard] Check failed get_field_val(ral.status.rxidle, item.d_data) == rx_idle_exp (0 [0x0] vs 1 [0x1]) check rx_idle fail: rx_en = 1, uart_rx_clk_pulses = 0\n","UVM_ERROR @  10297010 ps: (uart_scoreboard.sv:393) [uvm_test_top.env.scoreboard] Check failed get_field_val(ral.status.rxidle, item.d_data) == rx_idle_exp (0 [0x0] vs 1 [0x1]) check rx_idle fail: rx_en = 1, uart_rx_clk_pulses = 0\n","UVM_ERROR @  10597010 ps: (uart_scoreboard.sv:393) [uvm_test_top.env.scoreboard] Check failed get_field_val(ral.status.rxidle, item.d_data) == rx_idle_exp (0 [0x0] vs 1 [0x1]) check rx_idle fail: rx_en = 1, uart_rx_clk_pulses = 0\n"]}],"UVM_ERROR (uart_scoreboard.sv:501) scoreboard [scoreboard] rxlvl mismatch exp: * (+/-1), act: *, clk_pulses: *":[{"name":"uart_stress_all","qual_name":"0.uart_stress_all.105217617905377296679071979313596320870833401897406727782833083700271205432554","seed":105217617905377296679071979313596320870833401897406727782833083700271205432554,"line":88,"log_path":"/nightly/current_run/scratch/master/uart-sim-vcs/0.uart_stress_all/latest/run.log","log_context":["UVM_ERROR @ 153671802290 ps: (uart_scoreboard.sv:501) uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] rxlvl mismatch exp: 0 (+/-1), act: 3,                                 clk_pulses: 0\n","UVM_ERROR @ 153671847745 ps: (uart_scoreboard.sv:462) uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] unexpected read when fifo is empty\n","UVM_ERROR @ 153671893200 ps: (uart_scoreboard.sv:531) [uvm_test_top.env.scoreboard] Check failed csr.get_mirrored_value() == item.d_data (0 [0x0] vs 255 [0xff]) reg name: uart_reg_block.rdata\n","UVM_ERROR @ 153671938655 ps: (uart_scoreboard.sv:462) uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] unexpected read when fifo is empty\n","UVM_ERROR @ 153671984110 ps: (uart_scoreboard.sv:531) [uvm_test_top.env.scoreboard] Check failed csr.get_mirrored_value() == item.d_data (0 [0x0] vs 119 [0x77]) reg name: uart_reg_block.rdata\n"]}]}},"passed":25,"total":27,"percent":92.5925925925926}