{"block":{"name":"mbx","variant":null,"commit":"a82c4892e88253924b3f7af05ce7494232ab263a","commit_short":"a82c489","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/a82c4892e88253924b3f7af05ce7494232ab263a","revision_info":"GitHub Revision: [`a82c489`](https://github.com/lowrisc/opentitan/tree/a82c4892e88253924b3f7af05ce7494232ab263a)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-04-23T19:40:15Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/mbx/data/mbx_testplan.html","stages":{"V1":{"testpoints":{"mbx_smoke":{"tests":{"mbx_smoke":{"max_time":38.0,"sim_time":2105.876788,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"mbx_csr_hw_reset":{"max_time":1.0,"sim_time":24.588931,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"mbx_csr_rw":{"max_time":1.0,"sim_time":35.805782,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"mbx_csr_bit_bash":{"max_time":2.0,"sim_time":70.071875,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"mbx_csr_aliasing":{"max_time":2.0,"sim_time":194.867899,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"mbx_csr_mem_rw_with_rand_reset":{"max_time":2.0,"sim_time":36.524319000000006,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"mbx_csr_rw":{"max_time":1.0,"sim_time":35.805782,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":2.0,"sim_time":194.867899,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":5,"total":6,"percent":83.33333333333333},"V2":{"testpoints":{"mbx_stress":{"tests":{"mbx_stress":{"max_time":78.0,"sim_time":7223.688864,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mbx_max_activity":{"tests":{"mbx_stress_zero_delays":{"max_time":2.0,"sim_time":48.664500999999994,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mbx_imbx_oob":{"tests":{"mbx_imbx_oob":{"max_time":5.0,"sim_time":342.756464,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mbx_doe_intr_msg":{"tests":{"mbx_doe_intr_msg":{"max_time":18.0,"sim_time":2206.067937,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"mbx_alert_test":{"max_time":1.0,"sim_time":15.691460999999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"mbx_intr_test":{"max_time":1.0,"sim_time":43.667468,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"mbx_tl_errors":{"max_time":1.0,"sim_time":4.792461,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tl_d_illegal_access":{"tests":{"mbx_tl_errors":{"max_time":1.0,"sim_time":4.792461,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tl_d_outstanding_access":{"tests":{"mbx_csr_hw_reset":{"max_time":1.0,"sim_time":24.588931,"passed":1,"total":1,"percent":100.0},"mbx_csr_rw":{"max_time":1.0,"sim_time":35.805782,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":2.0,"sim_time":194.867899,"passed":1,"total":1,"percent":100.0},"mbx_same_csr_outstanding":{"max_time":1.0,"sim_time":61.726284,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"mbx_csr_hw_reset":{"max_time":1.0,"sim_time":24.588931,"passed":1,"total":1,"percent":100.0},"mbx_csr_rw":{"max_time":1.0,"sim_time":35.805782,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":2.0,"sim_time":194.867899,"passed":1,"total":1,"percent":100.0},"mbx_same_csr_outstanding":{"max_time":1.0,"sim_time":61.726284,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":8,"total":11,"percent":72.72727272727273},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"mbx_tl_intg_err":{"max_time":2.0,"sim_time":254.875305,"passed":1,"total":1,"percent":100.0},"mbx_sec_cm":{"max_time":1.0,"sim_time":52.239483,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"coverage":{"code":{"block":95.48,"line_statement":95.88,"branch":87.93,"condition_expression":null,"toggle":86.04,"fsm":null},"assertion":96.96,"functional":75.1},"cov_report_page":"/nightly/current_run/scratch/master/mbx-sim-xcelium/cov_report/index.html","failed_jobs":{"buckets":{"UVM_ERROR (mbx_scoreboard.sv:500) [scoreboard] Check failed item.d_data == exp_data (* [*] vs * [*]) RDATA read data mismatched":[{"name":"mbx_stress_zero_delays","qual_name":"0.mbx_stress_zero_delays.60959750877525590116830230995791252424134615211305343932130407625350237868426","seed":60959750877525590116830230995791252424134615211305343932130407625350237868426,"line":93,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_stress_zero_delays/latest/run.log","log_context":["UVM_INFO @  48664501 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (mbx_scoreboard.sv:537) [scoreboard] Check failed m_ib_data_q.size() != * (* [*] vs * [*]) No write data in WDATA register":[{"name":"mbx_imbx_oob","qual_name":"0.mbx_imbx_oob.51708936803776623802029970627125456439539013283588059790948468741729568550947","seed":51708936803776623802029970627125456439539013283588059790948468741729568550947,"line":128,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_imbx_oob/latest/run.log","log_context":["UVM_INFO @ 342756464 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_scoreboard.sv:582) scoreboard [scoreboard] On interface mbx_soc_reg_block, item had unexpected d_error value(predicted *, but saw *).":[{"name":"mbx_tl_errors","qual_name":"0.mbx_tl_errors.90569347125867281053125939253083579992470652171654042665943453845584161061133","seed":90569347125867281053125939253083579992470652171654042665943453845584161061133,"line":85,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_tl_errors/latest/run.log","log_context":[" TL item was: req: (cip_tl_seq_item@15785) { a_addr: 'h76c51034  a_data: 'he0372164  a_mask: 'h9  a_size: 'h2  a_param: 'h0  a_source: 'hf  a_opcode: 'h1  a_user: 'h24597  d_param: 'h0  d_source: 'hf  d_data: 'h0  d_size: 'h2  d_opcode: 'h0  d_error: 'h0  d_sink: 'h0  d_user: 'h1caa  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{\"Unsupported partial write\"}.\n","UVM_INFO @   4792461 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]},{"name":"mbx_csr_mem_rw_with_rand_reset","qual_name":"0.mbx_csr_mem_rw_with_rand_reset.1608165064211555250332974145087490476915720492195016419593589976578425857227","seed":1608165064211555250332974145087490476915720492195016419593589976578425857227,"line":86,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_csr_mem_rw_with_rand_reset/latest/run.log","log_context":[" TL item was: req: (cip_tl_seq_item@18694) { a_addr: 'h215b0374  a_data: 'h7320a439  a_mask: 'hb  a_size: 'h2  a_param: 'h0  a_source: 'h4e  a_opcode: 'h1  a_user: 'h278b3  d_param: 'h0  d_source: 'h4e  d_data: 'h0  d_size: 'h2  d_opcode: 'h0  d_error: 'h0  d_sink: 'h0  d_user: 'h1caa  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{\"Unsupported partial write\"}.\n","UVM_INFO @  36524319 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]}]}},"passed":12,"total":16,"percent":75.0}