{"block":{"name":"i2c","variant":null,"commit":"53d03cc0962103f73121e23953ebd35dc36e2940","commit_short":"53d03cc","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/53d03cc0962103f73121e23953ebd35dc36e2940","revision_info":"GitHub Revision: [`53d03cc`](https://github.com/lowrisc/opentitan/tree/53d03cc0962103f73121e23953ebd35dc36e2940)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-04-28T19:39:18Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/i2c/data/i2c_testplan.html","stages":{"V1":{"testpoints":{"host_smoke":{"tests":{"i2c_host_smoke":{"max_time":24.86,"sim_time":1819.396528,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_smoke":{"tests":{"i2c_target_smoke":{"max_time":9.49,"sim_time":1567.156257,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"i2c_csr_hw_reset":{"max_time":0.88,"sim_time":25.46635,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"i2c_csr_rw":{"max_time":0.82,"sim_time":33.80807,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"i2c_csr_bit_bash":{"max_time":4.18,"sim_time":700.882958,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"i2c_csr_aliasing":{"max_time":1.75,"sim_time":40.031242,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"i2c_csr_mem_rw_with_rand_reset":{"max_time":1.12,"sim_time":27.854234,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"i2c_csr_rw":{"max_time":0.82,"sim_time":33.80807,"passed":1,"total":1,"percent":100.0},"i2c_csr_aliasing":{"max_time":1.75,"sim_time":40.031242,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":7,"total":7,"percent":100.0},"V2":{"testpoints":{"host_error_intr":{"tests":{"i2c_host_error_intr":{"max_time":1.15,"sim_time":149.956312,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_stress_all":{"tests":{"i2c_host_stress_all":{"max_time":292.65,"sim_time":12560.884783,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"host_maxperf":{"tests":{"i2c_host_perf":{"max_time":224.91,"sim_time":18175.888589000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_override":{"tests":{"i2c_host_override":{"max_time":0.97,"sim_time":84.01286900000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_fifo_watermark":{"tests":{"i2c_host_fifo_watermark":{"max_time":65.16,"sim_time":3684.285299,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_fifo_overflow":{"tests":{"i2c_host_fifo_overflow":{"max_time":79.04,"sim_time":1743.299163,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_fifo_reset":{"tests":{"i2c_host_fifo_reset_fmt":{"max_time":0.92,"sim_time":355.51872,"passed":1,"total":1,"percent":100.0},"i2c_host_fifo_fmt_empty":{"max_time":3.91,"sim_time":976.3883510000001,"passed":1,"total":1,"percent":100.0},"i2c_host_fifo_reset_rx":{"max_time":5.32,"sim_time":572.268952,"passed":1,"total":1,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"host_fifo_full":{"tests":{"i2c_host_fifo_full":{"max_time":56.48,"sim_time":4935.683752,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_timeout":{"tests":{"i2c_host_stretch_timeout":{"max_time":4.23,"sim_time":1182.0384080000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"i2c_host_mode_toggle":{"tests":{"i2c_host_mode_toggle":{"max_time":0.81,"sim_time":219.202631,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_glitch":{"tests":{"i2c_target_glitch":{"max_time":2.18,"sim_time":432.800293,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_stress_all":{"tests":{"i2c_target_stress_all":{"max_time":32.71,"sim_time":10245.558642999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_maxperf":{"tests":{"i2c_target_perf":{"max_time":4.32,"sim_time":759.3022530000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_fifo_empty":{"tests":{"i2c_target_stress_rd":{"max_time":13.09,"sim_time":1252.829128,"passed":1,"total":1,"percent":100.0},"i2c_target_intr_smoke":{"max_time":4.08,"sim_time":854.446451,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"target_fifo_reset":{"tests":{"i2c_target_fifo_reset_acq":{"max_time":0.95,"sim_time":108.058384,"passed":1,"total":1,"percent":100.0},"i2c_target_fifo_reset_tx":{"max_time":1.18,"sim_time":264.59343800000005,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"target_fifo_full":{"tests":{"i2c_target_stress_wr":{"max_time":334.62,"sim_time":41358.929953,"passed":1,"total":1,"percent":100.0},"i2c_target_stress_rd":{"max_time":13.09,"sim_time":1252.829128,"passed":1,"total":1,"percent":100.0},"i2c_target_intr_stress_wr":{"max_time":62.559999999999995,"sim_time":18113.158652,"passed":1,"total":1,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"target_timeout":{"tests":{"i2c_target_timeout":{"max_time":6.34,"sim_time":1334.3599069999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_clock_stretch":{"tests":{"i2c_target_stretch":{"max_time":23.13,"sim_time":2945.206615,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"bad_address":{"tests":{"i2c_target_bad_addr":{"max_time":5.06,"sim_time":1232.7152409999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_glitch":{"tests":{"i2c_target_hrst":{"max_time":1.34,"sim_time":551.227348,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_fifo_watermark":{"tests":{"i2c_target_fifo_watermarks_acq":{"max_time":2.09,"sim_time":526.614643,"passed":1,"total":1,"percent":100.0},"i2c_target_fifo_watermarks_tx":{"max_time":1.37,"sim_time":1250.495854,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"host_mode_config_perf":{"tests":{"i2c_host_perf":{"max_time":224.91,"sim_time":18175.888589000002,"passed":1,"total":1,"percent":100.0},"i2c_host_perf_precise":{"max_time":58.56,"sim_time":6364.819554,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"host_mode_clock_stretching":{"tests":{"i2c_host_stretch_timeout":{"max_time":4.23,"sim_time":1182.0384080000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_tx_stretch_ctrl":{"tests":{"i2c_target_tx_stretch_ctrl":{"max_time":0.93,"sim_time":15.778746,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_mode_nack_generation":{"tests":{"i2c_target_nack_acqfull":{"max_time":2.16,"sim_time":508.411354,"passed":1,"total":1,"percent":100.0},"i2c_target_nack_acqfull_addr":{"max_time":1.94,"sim_time":4683.259190000001,"passed":1,"total":1,"percent":100.0},"i2c_target_nack_txstretch":{"max_time":1.24,"sim_time":933.63001,"passed":0,"total":1,"percent":0.0}},"passed":2,"total":3,"percent":66.66666666666667},"host_mode_halt_on_nak":{"tests":{"i2c_host_may_nack":{"max_time":4.2,"sim_time":351.792218,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_smbus_maxlen":{"tests":{"i2c_target_smbus_maxlen":{"max_time":2.22,"sim_time":1881.118213,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"i2c_alert_test":{"max_time":0.96,"sim_time":45.776694000000006,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"i2c_intr_test":{"max_time":0.77,"sim_time":20.968962,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"i2c_tl_errors":{"max_time":1.63,"sim_time":46.593171000000005,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"i2c_tl_errors":{"max_time":1.63,"sim_time":46.593171000000005,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"i2c_csr_hw_reset":{"max_time":0.88,"sim_time":25.46635,"passed":1,"total":1,"percent":100.0},"i2c_csr_rw":{"max_time":0.82,"sim_time":33.80807,"passed":1,"total":1,"percent":100.0},"i2c_csr_aliasing":{"max_time":1.75,"sim_time":40.031242,"passed":1,"total":1,"percent":100.0},"i2c_same_csr_outstanding":{"max_time":1.18,"sim_time":52.686447,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"i2c_csr_hw_reset":{"max_time":0.88,"sim_time":25.46635,"passed":1,"total":1,"percent":100.0},"i2c_csr_rw":{"max_time":0.82,"sim_time":33.80807,"passed":1,"total":1,"percent":100.0},"i2c_csr_aliasing":{"max_time":1.75,"sim_time":40.031242,"passed":1,"total":1,"percent":100.0},"i2c_same_csr_outstanding":{"max_time":1.18,"sim_time":52.686447,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":36,"total":41,"percent":87.8048780487805},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"i2c_tl_intg_err":{"max_time":1.67,"sim_time":330.427503,"passed":1,"total":1,"percent":100.0},"i2c_sec_cm":{"max_time":1.15,"sim_time":42.30724,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"i2c_tl_intg_err":{"max_time":1.67,"sim_time":330.427503,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"V3":{"testpoints":{"host_stress_all_with_rand_reset":{"tests":{"i2c_host_stress_all_with_rand_reset":{"max_time":20.81,"sim_time":514.09774,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_error_intr":{"tests":{"i2c_target_unexp_stop":{"max_time":1.34,"sim_time":93.38888499999999,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_stress_all_with_rand_reset":{"tests":{"i2c_target_stress_all_with_rand_reset":{"max_time":5.26,"sim_time":936.4777439999999,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0}},"passed":0,"total":3,"percent":0.0}},"coverage":{"code":{"block":null,"line_statement":96.48,"branch":92.41,"condition_expression":85.46,"toggle":89.66,"fsm":44.05},"assertion":96.19,"functional":77.7},"cov_report_page":"/nightly/current_run/scratch/master/i2c-sim-vcs/cov_report/dashboard.html","failed_jobs":{"buckets":{"UVM_ERROR sequencer [sequencer] Get_next_item called twice without item_done or get in between":[{"name":"i2c_host_stress_all","qual_name":"0.i2c_host_stress_all.55398533021919675942039122020304243508792034659668326115090745869717361911230","seed":55398533021919675942039122020304243508792034659668326115090745869717361911230,"line":137,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_host_stress_all/latest/run.log","log_context":["UVM_INFO @ 12560884783 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR sequencer [sequencer] get_next_item/try_next_item called twice without item_done or get in between":[{"name":"i2c_target_glitch","qual_name":"0.i2c_target_glitch.102371081396000117227855975136199618532399246502541067020153742340370898534824","seed":102371081396000117227855975136199618532399246502541067020153742340370898534824,"line":84,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_glitch/latest/run.log","log_context":["UVM_INFO @ 432800293 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (i2c_scoreboard.sv:682) [scoreboard] Check failed obs.data_q[i] == exp.data_q[i] (* [*] vs * [*])":[{"name":"i2c_target_unexp_stop","qual_name":"0.i2c_target_unexp_stop.23877429214611003987227006934295745359316411707507160904790491182594943024236","seed":23877429214611003987227006934295745359316411707507160904790491182594943024236,"line":78,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_unexp_stop/latest/run.log","log_context":["UVM_INFO @  93388885 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_vseq.sv:1236) [i2c_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"i2c_host_stress_all_with_rand_reset","qual_name":"0.i2c_host_stress_all_with_rand_reset.52765250027352727756191189777285558931504742365175041111792842551631827833319","seed":52765250027352727756191189777285558931504742365175041111792842551631827833319,"line":102,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_host_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 514097740 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"i2c_target_stress_all_with_rand_reset","qual_name":"0.i2c_target_stress_all_with_rand_reset.31063417099949072512287450174330898965159098741855647081384757857057572878521","seed":31063417099949072512287450174330898965159098741855647081384757857057572878521,"line":103,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 936477744 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout i2c_reg_block.status.hostidle (addr=*, Comparison=CompareOpEq, exp_data=*, call_count=3)":[{"name":"i2c_host_mode_toggle","qual_name":"0.i2c_host_mode_toggle.8121978670887008572617477056485545699592890255059044175660462474084112560809","seed":8121978670887008572617477056485545699592890255059044175660462474084112560809,"line":79,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_host_mode_toggle/latest/run.log","log_context":["UVM_INFO @ 219202631 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"Error-[CNST-CIF] Constraints inconsistency failure":[{"name":"i2c_target_tx_stretch_ctrl","qual_name":"0.i2c_target_tx_stretch_ctrl.23612967105579149327493118459224371437078493903923800411056848653953220219964","seed":23612967105579149327493118459224371437078493903923800411056848653953220219964,"line":124,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_tx_stretch_ctrl/latest/run.log","log_context":["src/lowrisc_dv_i2c_env_0.1/seq_lib/i2c_base_vseq.sv, 872\n","  Constraints are inconsistent and cannot be solved.\n","  Please check the inconsistent constraints being printed above and rewrite \n","  them.\n"]}],"UVM_ERROR (csr_utils_pkg.sv:456) [csr_utils_pkg::csr_rd_check.isolation_fork.unnamed$$_*] Check failed obs == exp (* [*] vs * [*]) Regname: i2c_reg_block.target_nack_count reset value: *":[{"name":"i2c_target_nack_txstretch","qual_name":"0.i2c_target_nack_txstretch.56229896783344275768551293296186300150501285861163624002289268748165274827770","seed":56229896783344275768551293296186300150501285861163624002289268748165274827770,"line":78,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_nack_txstretch/latest/run.log","log_context":["UVM_INFO @ 933630010 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":42,"total":50,"percent":84.0}