{"block":{"name":"dma","variant":null,"commit":"cadc1567981f5d65b8c3156594abb7679111141c","commit_short":"cadc156","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/cadc1567981f5d65b8c3156594abb7679111141c","revision_info":"GitHub Revision: [`cadc156`](https://github.com/lowrisc/opentitan/tree/cadc1567981f5d65b8c3156594abb7679111141c)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-05-13T20:59:34Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/dma/data/dma_testplan.html","stages":{"V1":{"testpoints":{"dma_memory_smoke":{"tests":{"dma_memory_smoke":{"max_time":4.0,"sim_time":695.767,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_handshake_smoke":{"tests":{"dma_handshake_smoke":{"max_time":4.0,"sim_time":423.91770899999995,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_generic_smoke":{"tests":{"dma_generic_smoke":{"max_time":5.0,"sim_time":1375.336184,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"dma_csr_hw_reset":{"max_time":1.0,"sim_time":14.402839,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"dma_csr_rw":{"max_time":1.0,"sim_time":59.793774,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"dma_csr_bit_bash":{"max_time":12.0,"sim_time":1549.522328,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"dma_csr_aliasing":{"max_time":3.0,"sim_time":162.756407,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"dma_csr_mem_rw_with_rand_reset":{"max_time":1.0,"sim_time":109.910615,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"dma_csr_rw":{"max_time":1.0,"sim_time":59.793774,"passed":1,"total":1,"percent":100.0},"dma_csr_aliasing":{"max_time":3.0,"sim_time":162.756407,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"V2":{"testpoints":{"dma_memory_region_lock":{"tests":{"dma_memory_region_lock":{"max_time":51.0,"sim_time":14675.149627,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_memory_tl_error":{"tests":{"dma_memory_stress":{"max_time":270.0,"sim_time":95497.51785999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_handshake_tl_error":{"tests":{"dma_handshake_stress":{"max_time":887.0,"sim_time":225841.714957,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_handshake_stress":{"tests":{"dma_handshake_stress":{"max_time":887.0,"sim_time":225841.714957,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_memory_stress":{"tests":{"dma_memory_stress":{"max_time":270.0,"sim_time":95497.51785999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_generic_stress":{"tests":{"dma_generic_stress":{"max_time":85.0,"sim_time":30660.603538,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_handshake_mem_buffer_overflow":{"tests":{"dma_handshake_stress":{"max_time":887.0,"sim_time":225841.714957,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_abort":{"tests":{"dma_abort":{"max_time":7.0,"sim_time":1575.7986540000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_stress_all":{"tests":{"dma_stress_all":{"max_time":40.0,"sim_time":4223.892296,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"dma_alert_test":{"max_time":1.0,"sim_time":27.904207999999997,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"dma_intr_test":{"max_time":2.0,"sim_time":16.429398000000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"dma_tl_errors":{"max_time":3.0,"sim_time":730.25855,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"dma_tl_errors":{"max_time":3.0,"sim_time":730.25855,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"dma_csr_hw_reset":{"max_time":1.0,"sim_time":14.402839,"passed":1,"total":1,"percent":100.0},"dma_csr_rw":{"max_time":1.0,"sim_time":59.793774,"passed":1,"total":1,"percent":100.0},"dma_csr_aliasing":{"max_time":3.0,"sim_time":162.756407,"passed":1,"total":1,"percent":100.0},"dma_same_csr_outstanding":{"max_time":3.0,"sim_time":147.177789,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"dma_csr_hw_reset":{"max_time":1.0,"sim_time":14.402839,"passed":1,"total":1,"percent":100.0},"dma_csr_rw":{"max_time":1.0,"sim_time":59.793774,"passed":1,"total":1,"percent":100.0},"dma_csr_aliasing":{"max_time":3.0,"sim_time":162.756407,"passed":1,"total":1,"percent":100.0},"dma_same_csr_outstanding":{"max_time":3.0,"sim_time":147.177789,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":13,"total":13,"percent":100.0},"V2S":{"testpoints":{"dma_illegal_addr_range":{"tests":{"dma_mem_enabled":{"max_time":18.0,"sim_time":415.707552,"passed":1,"total":1,"percent":100.0},"dma_generic_stress":{"max_time":85.0,"sim_time":30660.603538,"passed":1,"total":1,"percent":100.0},"dma_handshake_stress":{"max_time":887.0,"sim_time":225841.714957,"passed":1,"total":1,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_config_lock":{"tests":{"dma_config_lock":{"max_time":7.0,"sim_time":1256.8605260000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_intg_err":{"tests":{"dma_tl_intg_err":{"max_time":2.0,"sim_time":490.74933799999997,"passed":1,"total":1,"percent":100.0},"dma_sec_cm":{"max_time":1.0,"sim_time":17.017151000000002,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":6,"total":6,"percent":100.0},"unmapped":{"testpoints":{"Unmapped":{"tests":{"dma_short_transfer":{"max_time":80.0,"sim_time":19795.589634,"passed":1,"total":1,"percent":100.0},"dma_longer_transfer":{"max_time":3.0,"sim_time":220.259209,"passed":1,"total":1,"percent":100.0},"dma_stress_all_with_rand_reset":{"max_time":11.0,"sim_time":584.566049,"passed":0,"total":1,"percent":0.0}},"passed":2,"total":3,"percent":66.66666666666667}},"passed":2,"total":3,"percent":66.66666666666667}},"coverage":{"code":{"block":97.38,"line_statement":96.89,"branch":95.83,"condition_expression":null,"toggle":83.12,"fsm":90.14},"assertion":95.97,"functional":60.8},"cov_report_page":"/nightly/current_run/scratch/master/dma-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR @ *ps: (cip_base_vseq.sv:1237) [dma_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"dma_stress_all_with_rand_reset","qual_name":"0.dma_stress_all_with_rand_reset.89296910919859431801079441176632386069988908575962775846681369781927668129876","seed":89296910919859431801079441176632386069988908575962775846681369781927668129876,"line":117,"log_path":"/nightly/current_run/scratch/master/dma-sim-xcelium/0.dma_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @  584566049ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":24,"total":25,"percent":96.0}