{"block":{"name":"dma","variant":null,"commit":"0e745b4491170b1bf76a14f9c73bea680744e599","commit_short":"0e745b4","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/0e745b4491170b1bf76a14f9c73bea680744e599","revision_info":"GitHub Revision: [`0e745b4`](https://github.com/lowrisc/opentitan/tree/0e745b4491170b1bf76a14f9c73bea680744e599)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-07-06T19:39:26Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/dma/data/dma_testplan.html","stages":{"V1":{"testpoints":{"dma_memory_smoke":{"tests":{"dma_memory_smoke":{"max_time":5.0,"sim_time":1350.0286170000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_handshake_smoke":{"tests":{"dma_handshake_smoke":{"max_time":5.0,"sim_time":595.9972120000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_generic_smoke":{"tests":{"dma_generic_smoke":{"max_time":4.0,"sim_time":527.267614,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"dma_csr_hw_reset":{"max_time":1.0,"sim_time":121.914665,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"dma_csr_rw":{"max_time":1.0,"sim_time":65.470392,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"dma_csr_bit_bash":{"max_time":5.0,"sim_time":1275.008302,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"dma_csr_aliasing":{"max_time":4.0,"sim_time":2434.596723,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"dma_csr_mem_rw_with_rand_reset":{"max_time":2.0,"sim_time":86.568163,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"dma_csr_rw":{"max_time":1.0,"sim_time":65.470392,"passed":1,"total":1,"percent":100.0},"dma_csr_aliasing":{"max_time":4.0,"sim_time":2434.596723,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"V2":{"testpoints":{"dma_memory_region_lock":{"tests":{"dma_memory_region_lock":{"max_time":49.0,"sim_time":21960.430018,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_memory_tl_error":{"tests":{"dma_memory_stress":{"max_time":281.0,"sim_time":52427.078049,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_handshake_tl_error":{"tests":{"dma_handshake_stress":{"max_time":264.0,"sim_time":34991.727837,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_handshake_stress":{"tests":{"dma_handshake_stress":{"max_time":264.0,"sim_time":34991.727837,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_memory_stress":{"tests":{"dma_memory_stress":{"max_time":281.0,"sim_time":52427.078049,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_generic_stress":{"tests":{"dma_generic_stress":{"max_time":333.0,"sim_time":35278.981513,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_handshake_mem_buffer_overflow":{"tests":{"dma_handshake_stress":{"max_time":264.0,"sim_time":34991.727837,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_abort":{"tests":{"dma_abort":{"max_time":9.0,"sim_time":841.65347,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_stress_all":{"tests":{"dma_stress_all":{"max_time":129.0,"sim_time":48808.366486,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"dma_alert_test":{"max_time":1.0,"sim_time":15.467291,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"dma_intr_test":{"max_time":1.0,"sim_time":64.201022,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"dma_tl_errors":{"max_time":3.0,"sim_time":212.531249,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"dma_tl_errors":{"max_time":3.0,"sim_time":212.531249,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"dma_csr_hw_reset":{"max_time":1.0,"sim_time":121.914665,"passed":1,"total":1,"percent":100.0},"dma_csr_rw":{"max_time":1.0,"sim_time":65.470392,"passed":1,"total":1,"percent":100.0},"dma_csr_aliasing":{"max_time":4.0,"sim_time":2434.596723,"passed":1,"total":1,"percent":100.0},"dma_same_csr_outstanding":{"max_time":3.0,"sim_time":112.46324800000001,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"dma_csr_hw_reset":{"max_time":1.0,"sim_time":121.914665,"passed":1,"total":1,"percent":100.0},"dma_csr_rw":{"max_time":1.0,"sim_time":65.470392,"passed":1,"total":1,"percent":100.0},"dma_csr_aliasing":{"max_time":4.0,"sim_time":2434.596723,"passed":1,"total":1,"percent":100.0},"dma_same_csr_outstanding":{"max_time":3.0,"sim_time":112.46324800000001,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":13,"total":13,"percent":100.0},"V2S":{"testpoints":{"dma_illegal_addr_range":{"tests":{"dma_mem_enabled":{"max_time":13.0,"sim_time":127.429083,"passed":1,"total":1,"percent":100.0},"dma_generic_stress":{"max_time":333.0,"sim_time":35278.981513,"passed":1,"total":1,"percent":100.0},"dma_handshake_stress":{"max_time":264.0,"sim_time":34991.727837,"passed":1,"total":1,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_config_lock":{"tests":{"dma_config_lock":{"max_time":5.0,"sim_time":330.148176,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_intg_err":{"tests":{"dma_tl_intg_err":{"max_time":2.0,"sim_time":834.537829,"passed":1,"total":1,"percent":100.0},"dma_sec_cm":{"max_time":1.0,"sim_time":97.872435,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":6,"total":6,"percent":100.0},"unmapped":{"testpoints":{"Unmapped":{"tests":{"dma_short_transfer":{"max_time":71.0,"sim_time":4384.511244,"passed":1,"total":1,"percent":100.0},"dma_longer_transfer":{"max_time":10.0,"sim_time":323.02439899999996,"passed":1,"total":1,"percent":100.0},"dma_stress_all_with_rand_reset":{"max_time":3.0,"sim_time":303.56335600000006,"passed":0,"total":1,"percent":0.0}},"passed":2,"total":3,"percent":66.66666666666667}},"passed":2,"total":3,"percent":66.66666666666667}},"coverage":{"code":{"block":97.38,"line_statement":96.89,"branch":95.83,"condition_expression":null,"toggle":77.37,"fsm":91.55},"assertion":95.97,"functional":58.04},"cov_report_page":"/nightly/current_run/scratch/master/dma-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR @ *ps: (cip_base_vseq.sv:1287) [dma_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"dma_stress_all_with_rand_reset","qual_name":"0.dma_stress_all_with_rand_reset.31758475749837711179764873545086825308534882179350279242106986808148134213181","seed":31758475749837711179764873545086825308534882179350279242106986808148134213181,"line":90,"log_path":"/nightly/current_run/scratch/master/dma-sim-xcelium/0.dma_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @  303563356ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":24,"total":25,"percent":96.0}