{"block":{"name":"mbx","variant":null,"commit":"84f528505abe923cb404920e7bb0283ab6ff97ae","commit_short":"84f5285","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/84f528505abe923cb404920e7bb0283ab6ff97ae","revision_info":"GitHub Revision: [`84f5285`](https://github.com/lowrisc/opentitan/tree/84f528505abe923cb404920e7bb0283ab6ff97ae)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-07-14T19:40:28Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/mbx/data/mbx_testplan.html","stages":{"V1":{"testpoints":{"mbx_smoke":{"tests":{"mbx_smoke":{"max_time":110.0,"sim_time":171162.250039,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"mbx_csr_hw_reset":{"max_time":1.0,"sim_time":19.489224,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"mbx_csr_rw":{"max_time":2.0,"sim_time":13.438989,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"mbx_csr_bit_bash":{"max_time":3.0,"sim_time":182.767134,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"mbx_csr_aliasing":{"max_time":2.0,"sim_time":35.78084,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"mbx_csr_mem_rw_with_rand_reset":{"max_time":1.0,"sim_time":1.369918,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"mbx_csr_rw":{"max_time":2.0,"sim_time":13.438989,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":2.0,"sim_time":35.78084,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":5,"total":6,"percent":83.33333333333333},"V2":{"testpoints":{"mbx_stress":{"tests":{"mbx_stress":{"max_time":86.0,"sim_time":26153.661675,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mbx_max_activity":{"tests":{"mbx_stress_zero_delays":{"max_time":2.0,"sim_time":365.920314,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mbx_imbx_oob":{"tests":{"mbx_imbx_oob":{"max_time":48.0,"sim_time":114405.400215,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mbx_doe_intr_msg":{"tests":{"mbx_doe_intr_msg":{"max_time":11.0,"sim_time":7275.415781000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"mbx_alert_test":{"max_time":2.0,"sim_time":58.72929,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"mbx_intr_test":{"max_time":1.0,"sim_time":34.494588,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"mbx_tl_errors":{"max_time":1.0,"sim_time":6.132905,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tl_d_illegal_access":{"tests":{"mbx_tl_errors":{"max_time":1.0,"sim_time":6.132905,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tl_d_outstanding_access":{"tests":{"mbx_csr_hw_reset":{"max_time":1.0,"sim_time":19.489224,"passed":1,"total":1,"percent":100.0},"mbx_csr_rw":{"max_time":2.0,"sim_time":13.438989,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":2.0,"sim_time":35.78084,"passed":1,"total":1,"percent":100.0},"mbx_same_csr_outstanding":{"max_time":2.0,"sim_time":27.16318,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"mbx_csr_hw_reset":{"max_time":1.0,"sim_time":19.489224,"passed":1,"total":1,"percent":100.0},"mbx_csr_rw":{"max_time":2.0,"sim_time":13.438989,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":2.0,"sim_time":35.78084,"passed":1,"total":1,"percent":100.0},"mbx_same_csr_outstanding":{"max_time":2.0,"sim_time":27.16318,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":9,"total":11,"percent":81.81818181818181},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"mbx_tl_intg_err":{"max_time":2.0,"sim_time":569.251113,"passed":1,"total":1,"percent":100.0},"mbx_sec_cm":{"max_time":1.0,"sim_time":18.035134999999997,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"coverage":{"code":{"block":96.5,"line_statement":96.36,"branch":90.81,"condition_expression":null,"toggle":79.52,"fsm":null},"assertion":97.81,"functional":76.65},"cov_report_page":"/nightly/current_run/scratch/master/mbx-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (mbx_scoreboard.sv:537) [scoreboard] Check failed m_ib_data_q.size() != * (* [*] vs * [*]) No write data in WDATA register":[{"name":"mbx_stress_zero_delays","qual_name":"0.mbx_stress_zero_delays.64643488801458033702374050734546589119939285704470898719355853903132273346689","seed":64643488801458033702374050734546589119939285704470898719355853903132273346689,"line":89,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_stress_zero_delays/latest/run.log","log_context":["UVM_INFO @ 365920314 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_scoreboard.sv:582) scoreboard [scoreboard] On interface mbx_soc_reg_block, item had unexpected d_error value(predicted *, but saw *).":[{"name":"mbx_tl_errors","qual_name":"0.mbx_tl_errors.52684799011114040414827504971113910665560535806281389556918872899064661010464","seed":52684799011114040414827504971113910665560535806281389556918872899064661010464,"line":85,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_tl_errors/latest/run.log","log_context":[" TL item was: req: (cip_tl_seq_item@18311) { a_addr: 'hfbda52d0  a_data: 'h30fd5b22  a_mask: 'h9  a_size: 'h2  a_param: 'h0  a_source: 'h5c  a_opcode: 'h1  a_user: 'h24a54  d_param: 'h0  d_source: 'h5c  d_data: 'h0  d_size: 'h2  d_opcode: 'h0  d_error: 'h0  d_sink: 'h0  d_user: 'h1caa  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{\"Unsupported partial write\"}.\n","UVM_INFO @   6132905 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]},{"name":"mbx_csr_mem_rw_with_rand_reset","qual_name":"0.mbx_csr_mem_rw_with_rand_reset.51164750500380299366774587573407541074181637648065982273580516837791150365082","seed":51164750500380299366774587573407541074181637648065982273580516837791150365082,"line":86,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_csr_mem_rw_with_rand_reset/latest/run.log","log_context":[" TL item was: req: (cip_tl_seq_item@19442) { a_addr: 'h53446f10  a_data: 'h7d07ed07  a_mask: 'h1  a_size: 'h0  a_param: 'h0  a_source: 'h41  a_opcode: 'h0  a_user: 'h24473  d_param: 'h0  d_source: 'h41  d_data: 'h0  d_size: 'h0  d_opcode: 'h0  d_error: 'h0  d_sink: 'h0  d_user: 'h152a  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{\"Unsupported partial write\"}.\n","UVM_INFO @   1369918 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]}]}},"passed":13,"total":16,"percent":81.25}