{"block":{"name":"spi_device","variant":"1r1w","commit":"b583fba84cfd9603694abab6a1f8e97cf2cfcd19","commit_short":"b583fba","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/b583fba84cfd9603694abab6a1f8e97cf2cfcd19","revision_info":"GitHub Revision: [`b583fba`](https://github.com/lowrisc/opentitan/tree/b583fba84cfd9603694abab6a1f8e97cf2cfcd19)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-07-21T19:39:46Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/spi_device_1r1w/data/spi_device_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"spi_device_flash_and_tpm":{"max_time":309.0,"sim_time":113565.77063099999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":30.642735000000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"spi_device_csr_rw":{"max_time":2.0,"sim_time":34.866055,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"spi_device_csr_bit_bash":{"max_time":16.0,"sim_time":1538.3938870000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"spi_device_csr_aliasing":{"max_time":13.0,"sim_time":1225.2801100000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"spi_device_csr_mem_rw_with_rand_reset":{"max_time":2.0,"sim_time":185.491527,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"spi_device_csr_rw":{"max_time":2.0,"sim_time":34.866055,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":13.0,"sim_time":1225.2801100000001,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"mem_walk":{"tests":{"spi_device_mem_walk":{"max_time":1.0,"sim_time":38.346216999999996,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mem_partial_access":{"tests":{"spi_device_mem_partial_access":{"max_time":3.0,"sim_time":266.03983500000004,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"V2":{"testpoints":{"csb_read":{"tests":{"spi_device_csb_read":{"max_time":2.0,"sim_time":80.505098,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mem_parity":{"tests":{"spi_device_mem_parity":{"max_time":2.0,"sim_time":4.163622999999999,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mem_cfg":{"tests":{"spi_device_ram_cfg":{"max_time":1.0,"sim_time":3.087386,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tpm_read":{"tests":{"spi_device_tpm_rw":{"max_time":2.0,"sim_time":116.983486,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_write":{"tests":{"spi_device_tpm_rw":{"max_time":2.0,"sim_time":116.983486,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_hw_reg":{"tests":{"spi_device_tpm_read_hw_reg":{"max_time":4.0,"sim_time":760.222543,"passed":1,"total":1,"percent":100.0},"spi_device_tpm_sts_read":{"max_time":2.0,"sim_time":17.811445,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"tpm_fully_random_case":{"tests":{"spi_device_tpm_all":{"max_time":4.0,"sim_time":480.50101,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"pass_cmd_filtering":{"tests":{"spi_device_pass_cmd_filtering":{"max_time":4.0,"sim_time":243.288142,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":101.0,"sim_time":13350.553499,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"pass_addr_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":63.0,"sim_time":10989.677012,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":101.0,"sim_time":13350.553499,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"pass_payload_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":63.0,"sim_time":10989.677012,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":101.0,"sim_time":13350.553499,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_info_slots":{"tests":{"spi_device_flash_all":{"max_time":101.0,"sim_time":13350.553499,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"cmd_read_status":{"tests":{"spi_device_intercept":{"max_time":7.0,"sim_time":298.848272,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":101.0,"sim_time":13350.553499,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_jedec":{"tests":{"spi_device_intercept":{"max_time":7.0,"sim_time":298.848272,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":101.0,"sim_time":13350.553499,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_sfdp":{"tests":{"spi_device_intercept":{"max_time":7.0,"sim_time":298.848272,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":101.0,"sim_time":13350.553499,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_fast_read":{"tests":{"spi_device_intercept":{"max_time":7.0,"sim_time":298.848272,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":101.0,"sim_time":13350.553499,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_pipeline":{"tests":{"spi_device_intercept":{"max_time":7.0,"sim_time":298.848272,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":101.0,"sim_time":13350.553499,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"flash_cmd_upload":{"tests":{"spi_device_upload":{"max_time":6.0,"sim_time":411.264143,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_command":{"tests":{"spi_device_mailbox":{"max_time":3.0,"sim_time":416.652332,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_cross_outside_command":{"tests":{"spi_device_mailbox":{"max_time":3.0,"sim_time":416.652332,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_cross_inside_command":{"tests":{"spi_device_mailbox":{"max_time":3.0,"sim_time":416.652332,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"cmd_read_buffer":{"tests":{"spi_device_flash_mode":{"max_time":65.0,"sim_time":5754.976866999999,"passed":1,"total":1,"percent":100.0},"spi_device_read_buffer_direct":{"max_time":6.0,"sim_time":520.232448,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_dummy_cycle":{"tests":{"spi_device_mailbox":{"max_time":3.0,"sim_time":416.652332,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":101.0,"sim_time":13350.553499,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"quad_spi":{"tests":{"spi_device_flash_all":{"max_time":101.0,"sim_time":13350.553499,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dual_spi":{"tests":{"spi_device_flash_all":{"max_time":101.0,"sim_time":13350.553499,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"4b_3b_feature":{"tests":{"spi_device_cfg_cmd":{"max_time":2.0,"sim_time":385.47429800000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"write_enable_disable":{"tests":{"spi_device_cfg_cmd":{"max_time":2.0,"sim_time":385.47429800000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"flash_mode_ignore_cmds":{"tests":{"spi_device_flash_mode_ignore_cmds":{"max_time":175.0,"sim_time":17908.502752999997,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"TPM_with_flash_or_passthrough_mode":{"tests":{"spi_device_flash_and_tpm":{"max_time":309.0,"sim_time":113565.77063099999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_and_flash_trans_with_min_inactive_time":{"tests":{"spi_device_flash_and_tpm_min_idle":{"max_time":252.0,"sim_time":92536.461556,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"stress_all":{"tests":{"spi_device_stress_all":{"max_time":1.0,"sim_time":53.2721,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"spi_device_alert_test":{"max_time":2.0,"sim_time":35.907303,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"spi_device_intr_test":{"max_time":1.0,"sim_time":48.229952,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"spi_device_tl_errors":{"max_time":5.0,"sim_time":380.463863,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"spi_device_tl_errors":{"max_time":5.0,"sim_time":380.463863,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":30.642735000000002,"passed":1,"total":1,"percent":100.0},"spi_device_csr_rw":{"max_time":2.0,"sim_time":34.866055,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":13.0,"sim_time":1225.2801100000001,"passed":1,"total":1,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":3.0,"sim_time":44.002758,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":30.642735000000002,"passed":1,"total":1,"percent":100.0},"spi_device_csr_rw":{"max_time":2.0,"sim_time":34.866055,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":13.0,"sim_time":1225.2801100000001,"passed":1,"total":1,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":3.0,"sim_time":44.002758,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":25,"total":27,"percent":92.5925925925926},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"spi_device_sec_cm":{"max_time":1.0,"sim_time":77.03711,"passed":1,"total":1,"percent":100.0},"spi_device_tl_intg_err":{"max_time":12.0,"sim_time":1161.431943,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"spi_device_tl_intg_err":{"max_time":12.0,"sim_time":1161.431943,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"coverage":{"code":{"block":98.33,"line_statement":98.75,"branch":96.98,"condition_expression":null,"toggle":72.75,"fsm":89.58},"assertion":95.4,"functional":68.45},"cov_report_page":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ1] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[*] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)":[{"name":"spi_device_mem_parity","qual_name":"0.spi_device_mem_parity.36227637685964884796334018603479902838135847348347625708997592705201653603797","seed":36227637685964884796334018603479902838135847348347625708997592705201653603797,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   3038614 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[977] not found within the scope .\n","UVM_ERROR @   3038614 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[977] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]}],"UVM_ERROR (spi_device_ram_cfg_vseq.sv:28) [spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (* [*] vs * [*])":[{"name":"spi_device_ram_cfg","qual_name":"0.spi_device_ram_cfg.76024386095610711015214423402550469847987728244105840127749045472275092219836","seed":76024386095610711015214423402550469847987728244105840127749045472275092219836,"line":85,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_ram_cfg/latest/run.log","log_context":["UVM_ERROR @   1054386 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x22c [1000101100] vs 0x0 [0]) \n","UVM_ERROR @   1130386 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x2dd [1011011101] vs 0x0 [0]) \n","UVM_ERROR @   1202386 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x21e [1000011110] vs 0x0 [0]) \n","UVM_ERROR @   1220386 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0xa [1010] vs 0x0 [0]) \n"]}]}},"passed":31,"total":33,"percent":93.93939393939394}