{"block":{"name":"spi_device","variant":"1r1w","commit":"af43bb2ffcc9f1d638c3882fac713a30eddf2424","commit_short":"af43bb2","dirty":true,"branch":"master","url":"https://github.com/lowRISC/opentitan/tree/af43bb2ffcc9f1d638c3882fac713a30eddf2424","revision_info":"GitHub Revision: [`af43bb2`](https://github.com/lowrisc/opentitan/tree/af43bb2ffcc9f1d638c3882fac713a30eddf2424)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-08-10T19:46:33Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/spi_device_1r1w/data/spi_device_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"spi_device_flash_and_tpm":{"max_time":167.0,"sim_time":17981.201038,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":46.390633,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"spi_device_csr_rw":{"max_time":2.0,"sim_time":91.099399,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"spi_device_csr_bit_bash":{"max_time":19.0,"sim_time":2000.394562,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"spi_device_csr_aliasing":{"max_time":15.0,"sim_time":1399.5315859999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"spi_device_csr_mem_rw_with_rand_reset":{"max_time":3.0,"sim_time":80.81443700000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"spi_device_csr_rw":{"max_time":2.0,"sim_time":91.099399,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":15.0,"sim_time":1399.5315859999998,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"mem_walk":{"tests":{"spi_device_mem_walk":{"max_time":2.0,"sim_time":13.982185,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mem_partial_access":{"tests":{"spi_device_mem_partial_access":{"max_time":4.0,"sim_time":72.961108,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"V2":{"testpoints":{"csb_read":{"tests":{"spi_device_csb_read":{"max_time":1.0,"sim_time":85.138474,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mem_parity":{"tests":{"spi_device_mem_parity":{"max_time":1.0,"sim_time":2.966335,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mem_cfg":{"tests":{"spi_device_ram_cfg":{"max_time":2.0,"sim_time":3.424579,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tpm_read":{"tests":{"spi_device_tpm_rw":{"max_time":1.0,"sim_time":12.153,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_write":{"tests":{"spi_device_tpm_rw":{"max_time":1.0,"sim_time":12.153,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_hw_reg":{"tests":{"spi_device_tpm_read_hw_reg":{"max_time":5.0,"sim_time":2056.284547,"passed":1,"total":1,"percent":100.0},"spi_device_tpm_sts_read":{"max_time":2.0,"sim_time":321.56558,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"tpm_fully_random_case":{"tests":{"spi_device_tpm_all":{"max_time":71.0,"sim_time":68663.942097,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"pass_cmd_filtering":{"tests":{"spi_device_pass_cmd_filtering":{"max_time":13.0,"sim_time":6414.0355899999995,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":38.0,"sim_time":7483.844947,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"pass_addr_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":14.0,"sim_time":1692.147533,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":38.0,"sim_time":7483.844947,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"pass_payload_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":14.0,"sim_time":1692.147533,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":38.0,"sim_time":7483.844947,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_info_slots":{"tests":{"spi_device_flash_all":{"max_time":38.0,"sim_time":7483.844947,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"cmd_read_status":{"tests":{"spi_device_intercept":{"max_time":27.0,"sim_time":2342.2340529999997,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":38.0,"sim_time":7483.844947,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_jedec":{"tests":{"spi_device_intercept":{"max_time":27.0,"sim_time":2342.2340529999997,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":38.0,"sim_time":7483.844947,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_sfdp":{"tests":{"spi_device_intercept":{"max_time":27.0,"sim_time":2342.2340529999997,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":38.0,"sim_time":7483.844947,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_fast_read":{"tests":{"spi_device_intercept":{"max_time":27.0,"sim_time":2342.2340529999997,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":38.0,"sim_time":7483.844947,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_pipeline":{"tests":{"spi_device_intercept":{"max_time":27.0,"sim_time":2342.2340529999997,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":38.0,"sim_time":7483.844947,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"flash_cmd_upload":{"tests":{"spi_device_upload":{"max_time":11.0,"sim_time":2840.393132,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_command":{"tests":{"spi_device_mailbox":{"max_time":112.0,"sim_time":41213.502811,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_cross_outside_command":{"tests":{"spi_device_mailbox":{"max_time":112.0,"sim_time":41213.502811,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_cross_inside_command":{"tests":{"spi_device_mailbox":{"max_time":112.0,"sim_time":41213.502811,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"cmd_read_buffer":{"tests":{"spi_device_flash_mode":{"max_time":7.0,"sim_time":197.45501000000002,"passed":1,"total":1,"percent":100.0},"spi_device_read_buffer_direct":{"max_time":9.0,"sim_time":2220.552271,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_dummy_cycle":{"tests":{"spi_device_mailbox":{"max_time":112.0,"sim_time":41213.502811,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":38.0,"sim_time":7483.844947,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"quad_spi":{"tests":{"spi_device_flash_all":{"max_time":38.0,"sim_time":7483.844947,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dual_spi":{"tests":{"spi_device_flash_all":{"max_time":38.0,"sim_time":7483.844947,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"4b_3b_feature":{"tests":{"spi_device_cfg_cmd":{"max_time":4.0,"sim_time":535.810251,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"write_enable_disable":{"tests":{"spi_device_cfg_cmd":{"max_time":4.0,"sim_time":535.810251,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"flash_mode_ignore_cmds":{"tests":{"spi_device_flash_mode_ignore_cmds":{"max_time":37.0,"sim_time":6764.599690999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"TPM_with_flash_or_passthrough_mode":{"tests":{"spi_device_flash_and_tpm":{"max_time":167.0,"sim_time":17981.201038,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_and_flash_trans_with_min_inactive_time":{"tests":{"spi_device_flash_and_tpm_min_idle":{"max_time":251.0,"sim_time":21770.536296,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"stress_all":{"tests":{"spi_device_stress_all":{"max_time":491.99999999999994,"sim_time":43049.054653,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"spi_device_alert_test":{"max_time":2.0,"sim_time":15.363779000000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"spi_device_intr_test":{"max_time":2.0,"sim_time":18.814099,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"spi_device_tl_errors":{"max_time":5.0,"sim_time":313.303533,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"spi_device_tl_errors":{"max_time":5.0,"sim_time":313.303533,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":46.390633,"passed":1,"total":1,"percent":100.0},"spi_device_csr_rw":{"max_time":2.0,"sim_time":91.099399,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":15.0,"sim_time":1399.5315859999998,"passed":1,"total":1,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":5.0,"sim_time":913.7086770000001,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":46.390633,"passed":1,"total":1,"percent":100.0},"spi_device_csr_rw":{"max_time":2.0,"sim_time":91.099399,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":15.0,"sim_time":1399.5315859999998,"passed":1,"total":1,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":5.0,"sim_time":913.7086770000001,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":25,"total":27,"percent":92.5925925925926},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"spi_device_sec_cm":{"max_time":2.0,"sim_time":106.65969500000001,"passed":1,"total":1,"percent":100.0},"spi_device_tl_intg_err":{"max_time":19.0,"sim_time":5524.630899,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"spi_device_tl_intg_err":{"max_time":19.0,"sim_time":5524.630899,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"coverage":{"code":{"block":98.35,"line_statement":98.75,"branch":97.02,"condition_expression":null,"toggle":72.75,"fsm":89.58},"assertion":95.4,"functional":70.38},"cov_report_page":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ1] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[*] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)":[{"name":"spi_device_mem_parity","qual_name":"0.spi_device_mem_parity.36193193241858184126760176927513850648888994599835256160723179328879148725890","seed":36193193241858184126760176927513850648888994599835256160723179328879148725890,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   2415319 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[996] not found within the scope .\n","UVM_ERROR @   2415319 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[996] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]}],"UVM_ERROR (spi_device_ram_cfg_vseq.sv:28) [spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (* [*] vs * [*])":[{"name":"spi_device_ram_cfg","qual_name":"0.spi_device_ram_cfg.45839701595010897284178837970690519616345107622184839697445972990818938546337","seed":45839701595010897284178837970690519616345107622184839697445972990818938546337,"line":85,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_ram_cfg/latest/run.log","log_context":["UVM_ERROR @    854579 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x101 [100000001] vs 0x0 [0]) \n","UVM_ERROR @    863579 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x3ef [1111101111] vs 0x0 [0]) \n","UVM_ERROR @    879579 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x261 [1001100001] vs 0x0 [0]) \n","UVM_ERROR @    953579 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x1c2 [111000010] vs 0x0 [0]) \n"]}]}},"passed":31,"total":33,"percent":93.93939393939394}