{"block":{"name":"mbx","variant":null,"commit":"c96e07a9fd2bfa27f9a430a647526b971a69071c","commit_short":"c96e07a","dirty":true,"branch":"master","url":"https://github.com/lowRISC/opentitan/tree/c96e07a9fd2bfa27f9a430a647526b971a69071c","revision_info":"GitHub Revision: [`c96e07a`](https://github.com/lowrisc/opentitan/tree/c96e07a9fd2bfa27f9a430a647526b971a69071c)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-08-12T19:42:27Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/mbx/data/mbx_testplan.html","stages":{"V1":{"testpoints":{"mbx_smoke":{"tests":{"mbx_smoke":{"max_time":63.0,"sim_time":14376.615935,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"mbx_csr_hw_reset":{"max_time":1.0,"sim_time":17.517116,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"mbx_csr_rw":{"max_time":1.0,"sim_time":14.335737,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"mbx_csr_bit_bash":{"max_time":7.0,"sim_time":4127.23416,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"mbx_csr_aliasing":{"max_time":1.0,"sim_time":24.384614000000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"mbx_csr_mem_rw_with_rand_reset":{"max_time":2.0,"sim_time":10.366397000000001,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"mbx_csr_rw":{"max_time":1.0,"sim_time":14.335737,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":1.0,"sim_time":24.384614000000003,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":5,"total":6,"percent":83.33333333333333},"V2":{"testpoints":{"mbx_stress":{"tests":{"mbx_stress":{"max_time":70.0,"sim_time":19780.245684999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mbx_max_activity":{"tests":{"mbx_stress_zero_delays":{"max_time":3.0,"sim_time":281.767022,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mbx_imbx_oob":{"tests":{"mbx_imbx_oob":{"max_time":14.0,"sim_time":11279.234425,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mbx_doe_intr_msg":{"tests":{"mbx_doe_intr_msg":{"max_time":8.0,"sim_time":1816.92333,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"mbx_alert_test":{"max_time":2.0,"sim_time":42.757139,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"mbx_intr_test":{"max_time":1.0,"sim_time":70.071717,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"mbx_tl_errors":{"max_time":1.0,"sim_time":0.95724,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tl_d_illegal_access":{"tests":{"mbx_tl_errors":{"max_time":1.0,"sim_time":0.95724,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tl_d_outstanding_access":{"tests":{"mbx_csr_hw_reset":{"max_time":1.0,"sim_time":17.517116,"passed":1,"total":1,"percent":100.0},"mbx_csr_rw":{"max_time":1.0,"sim_time":14.335737,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":1.0,"sim_time":24.384614000000003,"passed":1,"total":1,"percent":100.0},"mbx_same_csr_outstanding":{"max_time":1.0,"sim_time":149.256353,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"mbx_csr_hw_reset":{"max_time":1.0,"sim_time":17.517116,"passed":1,"total":1,"percent":100.0},"mbx_csr_rw":{"max_time":1.0,"sim_time":14.335737,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":1.0,"sim_time":24.384614000000003,"passed":1,"total":1,"percent":100.0},"mbx_same_csr_outstanding":{"max_time":1.0,"sim_time":149.256353,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":9,"total":11,"percent":81.81818181818181},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"mbx_tl_intg_err":{"max_time":2.0,"sim_time":283.021894,"passed":1,"total":1,"percent":100.0},"mbx_sec_cm":{"max_time":2.0,"sim_time":17.473219,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"coverage":{"code":{"block":96.88,"line_statement":96.71,"branch":91.89,"condition_expression":null,"toggle":79.67,"fsm":null},"assertion":97.24,"functional":75.68},"cov_report_page":"/nightly/current_run/scratch/master/mbx-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (mbx_scoreboard.sv:500) [scoreboard] Check failed item.d_data == exp_data (* [*] vs * [*]) RDATA read data mismatched":[{"name":"mbx_stress_zero_delays","qual_name":"0.mbx_stress_zero_delays.84276632410186681425157112357185557716547116583421796845151248190664590316200","seed":84276632410186681425157112357185557716547116583421796845151248190664590316200,"line":352,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_stress_zero_delays/latest/run.log","log_context":["UVM_INFO @ 281767022 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_scoreboard.sv:625) scoreboard [scoreboard] On interface mbx_soc_reg_block, item had unexpected d_error value(predicted *, but saw *).":[{"name":"mbx_tl_errors","qual_name":"0.mbx_tl_errors.29590095165163662675859673488358632000566922607962922879082596786848663609865","seed":29590095165163662675859673488358632000566922607962922879082596786848663609865,"line":85,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_tl_errors/latest/run.log","log_context":[" TL item was: req: (cip_tl_seq_item@17731) { a_addr: 'h9e71be50  a_data: 'h67566fad  a_mask: 'h1  a_size: 'h0  a_param: 'h0  a_source: 'hac  a_opcode: 'h0  a_user: 'h26de4  d_param: 'h0  d_source: 'hac  d_data: 'h0  d_size: 'h0  d_opcode: 'h0  d_error: 'h0  d_sink: 'h0  d_user: 'h152a  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{\"Unsupported partial write\"}.\n","UVM_INFO @    957240 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]},{"name":"mbx_csr_mem_rw_with_rand_reset","qual_name":"0.mbx_csr_mem_rw_with_rand_reset.111079692617290818498257744735294229658042561227611522444284023524633141794300","seed":111079692617290818498257744735294229658042561227611522444284023524633141794300,"line":86,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_csr_mem_rw_with_rand_reset/latest/run.log","log_context":[" TL item was: req: (cip_tl_seq_item@17400) { a_addr: 'hc150e150  a_data: 'hc1a3fd9d  a_mask: 'h7  a_size: 'h2  a_param: 'h0  a_source: 'hf1  a_opcode: 'h1  a_user: 'h2737d  d_param: 'h0  d_source: 'hf1  d_data: 'h0  d_size: 'h2  d_opcode: 'h0  d_error: 'h0  d_sink: 'h0  d_user: 'h1caa  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{\"Unsupported partial write\"}.\n","UVM_INFO @  10366397 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]}]}},"passed":13,"total":16,"percent":81.25}