{"block":{"name":"mbx","variant":null,"commit":"b9d39c6c9c3e10e7363613a3054132f154e21037","commit_short":"b9d39c6","dirty":true,"branch":"master","url":"https://github.com/lowRISC/opentitan/tree/b9d39c6c9c3e10e7363613a3054132f154e21037","revision_info":"GitHub Revision: [`b9d39c6`](https://github.com/lowrisc/opentitan/tree/b9d39c6c9c3e10e7363613a3054132f154e21037)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-08-17T16:37:20Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/mbx/data/mbx_testplan.html","stages":{"V1":{"testpoints":{"mbx_smoke":{"tests":{"mbx_smoke":{"max_time":26.0,"sim_time":2446.772859,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"mbx_csr_hw_reset":{"max_time":2.0,"sim_time":30.127771,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"mbx_csr_rw":{"max_time":1.0,"sim_time":24.295205000000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"mbx_csr_bit_bash":{"max_time":2.0,"sim_time":54.422633000000005,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"mbx_csr_aliasing":{"max_time":1.0,"sim_time":266.271499,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"mbx_csr_mem_rw_with_rand_reset":{"max_time":1.0,"sim_time":23.026579,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"mbx_csr_rw":{"max_time":1.0,"sim_time":24.295205000000003,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":1.0,"sim_time":266.271499,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":5,"total":6,"percent":83.33333333333333},"V2":{"testpoints":{"mbx_stress":{"tests":{"mbx_stress":{"max_time":4.0,"sim_time":2489.725567,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mbx_max_activity":{"tests":{"mbx_stress_zero_delays":{"max_time":2.0,"sim_time":38.028436,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mbx_imbx_oob":{"tests":{"mbx_imbx_oob":{"max_time":2.0,"sim_time":26.074672999999997,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mbx_doe_intr_msg":{"tests":{"mbx_doe_intr_msg":{"max_time":14.0,"sim_time":2233.5679640000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"mbx_alert_test":{"max_time":2.0,"sim_time":46.634044,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"mbx_intr_test":{"max_time":2.0,"sim_time":12.977744000000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"mbx_tl_errors":{"max_time":1.0,"sim_time":3.2911669999999997,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tl_d_illegal_access":{"tests":{"mbx_tl_errors":{"max_time":1.0,"sim_time":3.2911669999999997,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tl_d_outstanding_access":{"tests":{"mbx_csr_hw_reset":{"max_time":2.0,"sim_time":30.127771,"passed":1,"total":1,"percent":100.0},"mbx_csr_rw":{"max_time":1.0,"sim_time":24.295205000000003,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":1.0,"sim_time":266.271499,"passed":1,"total":1,"percent":100.0},"mbx_same_csr_outstanding":{"max_time":2.0,"sim_time":28.693824,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"mbx_csr_hw_reset":{"max_time":2.0,"sim_time":30.127771,"passed":1,"total":1,"percent":100.0},"mbx_csr_rw":{"max_time":1.0,"sim_time":24.295205000000003,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":1.0,"sim_time":266.271499,"passed":1,"total":1,"percent":100.0},"mbx_same_csr_outstanding":{"max_time":2.0,"sim_time":28.693824,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":7,"total":11,"percent":63.63636363636363},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"mbx_tl_intg_err":{"max_time":2.0,"sim_time":393.965555,"passed":1,"total":1,"percent":100.0},"mbx_sec_cm":{"max_time":2.0,"sim_time":20.8137,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"coverage":{"code":{"block":94.4,"line_statement":94.23,"branch":84.86,"condition_expression":null,"toggle":77.71,"fsm":null},"assertion":97.24,"functional":73.54},"cov_report_page":"/nightly/current_run/scratch/master/mbx-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (mbx_scoreboard.sv:500) [scoreboard] Check failed item.d_data == exp_data (* [*] vs * [*]) RDATA read data mismatched":[{"name":"mbx_stress","qual_name":"0.mbx_stress.75642295176584552721500960098836732979283430575848870829016979971189833116171","seed":75642295176584552721500960098836732979283430575848870829016979971189833116171,"line":266,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_stress/latest/run.log","log_context":["UVM_INFO @ 2489725567 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"xmsim: *E,ASRTST (/nightly/current_run/scratch/master/mbx-sim-xcelium/default/fusesoc-work/src/lowrisc_ip_mbx_*/rtl/mbx_ombx.sv,287): Assertion ReadyAssertedWhenRead_A has failed":[{"name":"mbx_stress_zero_delays","qual_name":"0.mbx_stress_zero_delays.77310121068539775654446847757350610197888108690791273675777211942004297213945","seed":77310121068539775654446847757350610197888108690791273675777211942004297213945,"line":189,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_stress_zero_delays/latest/run.log","log_context":["UVM_ERROR @  38028436 ps: (mbx_ombx.sv:287) [ASSERT FAILED] ReadyAssertedWhenRead_A\n","UVM_INFO @  38028436 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}],"UVM_ERROR (mbx_scoreboard.sv:537) [scoreboard] Check failed m_ib_data_q.size() != * (* [*] vs * [*]) No write data in WDATA register":[{"name":"mbx_imbx_oob","qual_name":"0.mbx_imbx_oob.73962811505408784189191508779369451717245249683096276450478689361774684598928","seed":73962811505408784189191508779369451717245249683096276450478689361774684598928,"line":91,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_imbx_oob/latest/run.log","log_context":["UVM_INFO @  26074673 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_scoreboard.sv:625) scoreboard [scoreboard] On interface mbx_soc_reg_block, item had unexpected d_error value(predicted *, but saw *).":[{"name":"mbx_tl_errors","qual_name":"0.mbx_tl_errors.76352227052934931469885867414271347826515942882086429258597429497027073461975","seed":76352227052934931469885867414271347826515942882086429258597429497027073461975,"line":85,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_tl_errors/latest/run.log","log_context":[" TL item was: req: (cip_tl_seq_item@18253) { a_addr: 'h3e2b3750  a_data: 'hd46ee751  a_mask: 'h4  a_size: 'h2  a_param: 'h0  a_source: 'h4  a_opcode: 'h1  a_user: 'h25c32  d_param: 'h0  d_source: 'h4  d_data: 'h0  d_size: 'h2  d_opcode: 'h0  d_error: 'h0  d_sink: 'h0  d_user: 'h1caa  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{\"Unsupported partial write\"}.\n","UVM_INFO @   3291167 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]},{"name":"mbx_csr_mem_rw_with_rand_reset","qual_name":"0.mbx_csr_mem_rw_with_rand_reset.24714463544389074826563413368706440372716968197336264523212100910253964906272","seed":24714463544389074826563413368706440372716968197336264523212100910253964906272,"line":86,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_csr_mem_rw_with_rand_reset/latest/run.log","log_context":[" TL item was: req: (cip_tl_seq_item@22189) { a_addr: 'h9252f7d0  a_data: 'h9cf20074  a_mask: 'he  a_size: 'h2  a_param: 'h0  a_source: 'hc9  a_opcode: 'h1  a_user: 'h26db6  d_param: 'h0  d_source: 'hc9  d_data: 'h0  d_size: 'h2  d_opcode: 'h0  d_error: 'h0  d_sink: 'h0  d_user: 'h1caa  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{\"Unsupported partial write\"}.\n","UVM_INFO @  23026579 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]}]}},"passed":11,"total":16,"percent":68.75}