{"block":{"name":"dma","variant":null,"commit":"2c5d9213caef952b88baca1d527601469b7bc9f0","commit_short":"2c5d921","dirty":true,"branch":"master","url":"https://github.com/lowRISC/opentitan/tree/2c5d9213caef952b88baca1d527601469b7bc9f0","revision_info":"GitHub Revision: [`2c5d921`](https://github.com/lowrisc/opentitan/tree/2c5d9213caef952b88baca1d527601469b7bc9f0)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-08-18T18:34:25Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/dma/data/dma_testplan.html","stages":{"V1":{"testpoints":{"dma_memory_smoke":{"tests":{"dma_memory_smoke":{"max_time":4.0,"sim_time":1458.6743840000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_handshake_smoke":{"tests":{"dma_handshake_smoke":{"max_time":5.0,"sim_time":405.399038,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_generic_smoke":{"tests":{"dma_generic_smoke":{"max_time":5.0,"sim_time":930.660297,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"dma_csr_hw_reset":{"max_time":1.0,"sim_time":30.199154999999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"dma_csr_rw":{"max_time":2.0,"sim_time":53.347072999999995,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"dma_csr_bit_bash":{"max_time":8.0,"sim_time":2242.418199,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"dma_csr_aliasing":{"max_time":6.0,"sim_time":3872.157048,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"dma_csr_mem_rw_with_rand_reset":{"max_time":1.0,"sim_time":133.456655,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"dma_csr_rw":{"max_time":2.0,"sim_time":53.347072999999995,"passed":1,"total":1,"percent":100.0},"dma_csr_aliasing":{"max_time":6.0,"sim_time":3872.157048,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"V2":{"testpoints":{"dma_memory_region_lock":{"tests":{"dma_memory_region_lock":{"max_time":38.0,"sim_time":3006.248242,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_memory_tl_error":{"tests":{"dma_memory_stress":{"max_time":170.0,"sim_time":14352.764192999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_handshake_tl_error":{"tests":{"dma_handshake_stress":{"max_time":176.0,"sim_time":15445.171696000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_handshake_stress":{"tests":{"dma_handshake_stress":{"max_time":176.0,"sim_time":15445.171696000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_memory_stress":{"tests":{"dma_memory_stress":{"max_time":170.0,"sim_time":14352.764192999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_generic_stress":{"tests":{"dma_generic_stress":{"max_time":183.0,"sim_time":304068.849205,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_handshake_mem_buffer_overflow":{"tests":{"dma_handshake_stress":{"max_time":176.0,"sim_time":15445.171696000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_abort":{"tests":{"dma_abort":{"max_time":5.0,"sim_time":347.914168,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_stress_all":{"tests":{"dma_stress_all":{"max_time":195.0,"sim_time":105823.97985999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"dma_alert_test":{"max_time":1.0,"sim_time":22.019437999999997,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"dma_intr_test":{"max_time":1.0,"sim_time":15.010807000000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"dma_tl_errors":{"max_time":1.0,"sim_time":139.90260500000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"dma_tl_errors":{"max_time":1.0,"sim_time":139.90260500000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"dma_csr_hw_reset":{"max_time":1.0,"sim_time":30.199154999999998,"passed":1,"total":1,"percent":100.0},"dma_csr_rw":{"max_time":2.0,"sim_time":53.347072999999995,"passed":1,"total":1,"percent":100.0},"dma_csr_aliasing":{"max_time":6.0,"sim_time":3872.157048,"passed":1,"total":1,"percent":100.0},"dma_same_csr_outstanding":{"max_time":2.0,"sim_time":98.87006299999999,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"dma_csr_hw_reset":{"max_time":1.0,"sim_time":30.199154999999998,"passed":1,"total":1,"percent":100.0},"dma_csr_rw":{"max_time":2.0,"sim_time":53.347072999999995,"passed":1,"total":1,"percent":100.0},"dma_csr_aliasing":{"max_time":6.0,"sim_time":3872.157048,"passed":1,"total":1,"percent":100.0},"dma_same_csr_outstanding":{"max_time":2.0,"sim_time":98.87006299999999,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":13,"total":13,"percent":100.0},"V2S":{"testpoints":{"dma_illegal_addr_range":{"tests":{"dma_mem_enabled":{"max_time":10.0,"sim_time":204.39323199999998,"passed":1,"total":1,"percent":100.0},"dma_generic_stress":{"max_time":183.0,"sim_time":304068.849205,"passed":1,"total":1,"percent":100.0},"dma_handshake_stress":{"max_time":176.0,"sim_time":15445.171696000001,"passed":1,"total":1,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_config_lock":{"tests":{"dma_config_lock":{"max_time":6.0,"sim_time":378.777462,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_intg_err":{"tests":{"dma_tl_intg_err":{"max_time":2.0,"sim_time":535.33501,"passed":1,"total":1,"percent":100.0},"dma_sec_cm":{"max_time":2.0,"sim_time":10.940935,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":6,"total":6,"percent":100.0},"unmapped":{"testpoints":{"Unmapped":{"tests":{"dma_short_transfer":{"max_time":117.0,"sim_time":200000.0,"passed":0,"total":1,"percent":0.0},"dma_longer_transfer":{"max_time":3.0,"sim_time":123.41354799999999,"passed":1,"total":1,"percent":100.0},"dma_stress_all_with_rand_reset":{"max_time":21.0,"sim_time":1039.235238,"passed":0,"total":1,"percent":0.0}},"passed":1,"total":3,"percent":33.333333333333336}},"passed":1,"total":3,"percent":33.333333333333336}},"coverage":{"code":{"block":97.34,"line_statement":96.85,"branch":95.76,"condition_expression":null,"toggle":77.37,"fsm":90.14},"assertion":96.4,"functional":52.0},"cov_report_page":"/nightly/current_run/scratch/master/dma-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_FATAL @ *ps: (uvm_phase.svh:1521) [PH_TIMEOUT] Explicit timeout of *ps hit, indicating a probable testbench issue":[{"name":"dma_short_transfer","qual_name":"0.dma_short_transfer.78040125074170813303595048964363896937904427975087521675124621482123401833708","seed":78040125074170813303595048964363896937904427975087521675124621482123401833708,"line":2198,"log_path":"/nightly/current_run/scratch/master/dma-sim-xcelium/0.dma_short_transfer/latest/run.log","log_context":["UVM_INFO @ 200000000000ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ *ps: (cip_base_vseq.sv:1297) [dma_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"dma_stress_all_with_rand_reset","qual_name":"0.dma_stress_all_with_rand_reset.8871989407586123124638473527159171988403460305984060000394588822059838671004","seed":8871989407586123124638473527159171988403460305984060000394588822059838671004,"line":121,"log_path":"/nightly/current_run/scratch/master/dma-sim-xcelium/0.dma_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 1039235238ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":23,"total":25,"percent":92.0}