{"block":{"name":"mbx","variant":null,"commit":"e688e72bc0d61ccc70b04bf22f64e91194b1fe4f","commit_short":"e688e72","dirty":true,"branch":"master","url":"https://github.com/lowRISC/opentitan/tree/e688e72bc0d61ccc70b04bf22f64e91194b1fe4f","revision_info":"GitHub Revision: [`e688e72`](https://github.com/lowrisc/opentitan/tree/e688e72bc0d61ccc70b04bf22f64e91194b1fe4f)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-08-19T21:14:37Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/mbx/data/mbx_testplan.html","stages":{"V1":{"testpoints":{"mbx_smoke":{"tests":{"mbx_smoke":{"max_time":46.0,"sim_time":8366.787698,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"mbx_csr_hw_reset":{"max_time":2.0,"sim_time":38.855817,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"mbx_csr_rw":{"max_time":1.0,"sim_time":37.618479,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"mbx_csr_bit_bash":{"max_time":3.0,"sim_time":96.127394,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"mbx_csr_aliasing":{"max_time":2.0,"sim_time":33.900296000000004,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"mbx_csr_mem_rw_with_rand_reset":{"max_time":2.0,"sim_time":29.73885,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"mbx_csr_rw":{"max_time":1.0,"sim_time":37.618479,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":2.0,"sim_time":33.900296000000004,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":5,"total":6,"percent":83.33333333333333},"V2":{"testpoints":{"mbx_stress":{"tests":{"mbx_stress":{"max_time":5.0,"sim_time":772.674289,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mbx_max_activity":{"tests":{"mbx_stress_zero_delays":{"max_time":7.0,"sim_time":1614.309741,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mbx_imbx_oob":{"tests":{"mbx_imbx_oob":{"max_time":2.0,"sim_time":20.098676,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mbx_doe_intr_msg":{"tests":{"mbx_doe_intr_msg":{"max_time":11.0,"sim_time":825.395033,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"mbx_alert_test":{"max_time":2.0,"sim_time":20.036331999999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"mbx_intr_test":{"max_time":2.0,"sim_time":49.650345,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"mbx_tl_errors":{"max_time":1.0,"sim_time":2.097443,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tl_d_illegal_access":{"tests":{"mbx_tl_errors":{"max_time":1.0,"sim_time":2.097443,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tl_d_outstanding_access":{"tests":{"mbx_csr_hw_reset":{"max_time":2.0,"sim_time":38.855817,"passed":1,"total":1,"percent":100.0},"mbx_csr_rw":{"max_time":1.0,"sim_time":37.618479,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":2.0,"sim_time":33.900296000000004,"passed":1,"total":1,"percent":100.0},"mbx_same_csr_outstanding":{"max_time":2.0,"sim_time":29.998866999999997,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"mbx_csr_hw_reset":{"max_time":2.0,"sim_time":38.855817,"passed":1,"total":1,"percent":100.0},"mbx_csr_rw":{"max_time":1.0,"sim_time":37.618479,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":2.0,"sim_time":33.900296000000004,"passed":1,"total":1,"percent":100.0},"mbx_same_csr_outstanding":{"max_time":2.0,"sim_time":29.998866999999997,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":7,"total":11,"percent":63.63636363636363},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"mbx_tl_intg_err":{"max_time":2.0,"sim_time":94.867677,"passed":1,"total":1,"percent":100.0},"mbx_sec_cm":{"max_time":1.0,"sim_time":20.974301999999998,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"coverage":{"code":{"block":95.74,"line_statement":96.02,"branch":88.65,"condition_expression":null,"toggle":79.52,"fsm":null},"assertion":97.62,"functional":75.1},"cov_report_page":"/nightly/current_run/scratch/master/mbx-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"xmsim: *E,ASRTST (/nightly/current_run/scratch/master/mbx-sim-xcelium/default/fusesoc-work/src/lowrisc_ip_mbx_*/rtl/mbx_ombx.sv,287): Assertion ReadyAssertedWhenRead_A has failed":[{"name":"mbx_stress","qual_name":"0.mbx_stress.52461314720007260203442189520046058061884517302035251911887714992897110844808","seed":52461314720007260203442189520046058061884517302035251911887714992897110844808,"line":136,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_stress/latest/run.log","log_context":["UVM_ERROR @ 772674289 ps: (mbx_ombx.sv:287) [ASSERT FAILED] ReadyAssertedWhenRead_A\n","UVM_INFO @ 772674289 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}],"UVM_ERROR (mbx_scoreboard.sv:500) [scoreboard] Check failed item.d_data == exp_data (* [*] vs * [*]) RDATA read data mismatched":[{"name":"mbx_stress_zero_delays","qual_name":"0.mbx_stress_zero_delays.107565876552258586163325393458060274221542334688412156143982520542400141988860","seed":107565876552258586163325393458060274221542334688412156143982520542400141988860,"line":152,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_stress_zero_delays/latest/run.log","log_context":["UVM_INFO @ 1614309741 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (mbx_scoreboard.sv:537) [scoreboard] Check failed m_ib_data_q.size() != * (* [*] vs * [*]) No write data in WDATA register":[{"name":"mbx_imbx_oob","qual_name":"0.mbx_imbx_oob.82314844467154037618782739985461241479257849202060024039324565632557417692539","seed":82314844467154037618782739985461241479257849202060024039324565632557417692539,"line":89,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_imbx_oob/latest/run.log","log_context":["UVM_INFO @  20098676 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_scoreboard.sv:696) scoreboard [scoreboard] On interface mbx_soc_reg_block, item had unexpected d_error value(predicted *, but saw *).":[{"name":"mbx_tl_errors","qual_name":"0.mbx_tl_errors.8812952571616047423849229440430551642629781052605058438915292361613795777959","seed":8812952571616047423849229440430551642629781052605058438915292361613795777959,"line":85,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_tl_errors/latest/run.log","log_context":[" TL item was: req: (cip_tl_seq_item@17767) { a_addr: 'hcc582b70  a_data: 'h3852cd25  a_mask: 'h2  a_size: 'h1  a_param: 'h0  a_source: 'hd6  a_opcode: 'h1  a_user: 'h27395  d_param: 'h0  d_source: 'hd6  d_data: 'h0  d_size: 'h1  d_opcode: 'h0  d_error: 'h0  d_sink: 'h0  d_user: 'h10aa  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{\"Unsupported partial write\"}.\n","UVM_INFO @   2097443 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]},{"name":"mbx_csr_mem_rw_with_rand_reset","qual_name":"0.mbx_csr_mem_rw_with_rand_reset.83767591153853828308437920276384394265968837716689702394725481465402258239627","seed":83767591153853828308437920276384394265968837716689702394725481465402258239627,"line":92,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_csr_mem_rw_with_rand_reset/latest/run.log","log_context":[" TL item was: req: (cip_tl_seq_item@22226) { a_addr: 'h51d4d590  a_data: 'h437d9a92  a_mask: 'h1  a_size: 'h0  a_param: 'h0  a_source: 'h33  a_opcode: 'h0  a_user: 'h265c5  d_param: 'h0  d_source: 'h33  d_data: 'h0  d_size: 'h0  d_opcode: 'h0  d_error: 'h0  d_sink: 'h0  d_user: 'h152a  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{\"Unsupported partial write\"}.\n","UVM_INFO @  29738850 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]}]}},"passed":11,"total":16,"percent":68.75}