{"block":{"name":"spi_device","variant":"1r1w","commit":"e688e72bc0d61ccc70b04bf22f64e91194b1fe4f","commit_short":"e688e72","dirty":true,"branch":"master","url":"https://github.com/lowRISC/opentitan/tree/e688e72bc0d61ccc70b04bf22f64e91194b1fe4f","revision_info":"GitHub Revision: [`e688e72`](https://github.com/lowrisc/opentitan/tree/e688e72bc0d61ccc70b04bf22f64e91194b1fe4f)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-08-19T21:14:37Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/spi_device_1r1w/data/spi_device_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"spi_device_flash_and_tpm":{"max_time":56.0,"sim_time":5417.187335,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":25.846584999999997,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"spi_device_csr_rw":{"max_time":4.0,"sim_time":271.469711,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"spi_device_csr_bit_bash":{"max_time":41.0,"sim_time":14910.822712,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"spi_device_csr_aliasing":{"max_time":22.0,"sim_time":781.8678299999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"spi_device_csr_mem_rw_with_rand_reset":{"max_time":4.0,"sim_time":184.98893900000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"spi_device_csr_rw":{"max_time":4.0,"sim_time":271.469711,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":22.0,"sim_time":781.8678299999999,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"mem_walk":{"tests":{"spi_device_mem_walk":{"max_time":2.0,"sim_time":28.126780999999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mem_partial_access":{"tests":{"spi_device_mem_partial_access":{"max_time":3.0,"sim_time":26.705003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"V2":{"testpoints":{"csb_read":{"tests":{"spi_device_csb_read":{"max_time":2.0,"sim_time":27.25465,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mem_parity":{"tests":{"spi_device_mem_parity":{"max_time":2.0,"sim_time":16.920895,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mem_cfg":{"tests":{"spi_device_ram_cfg":{"max_time":2.0,"sim_time":3.3508470000000004,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tpm_read":{"tests":{"spi_device_tpm_rw":{"max_time":3.0,"sim_time":97.218124,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_write":{"tests":{"spi_device_tpm_rw":{"max_time":3.0,"sim_time":97.218124,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_hw_reg":{"tests":{"spi_device_tpm_read_hw_reg":{"max_time":14.0,"sim_time":796.109659,"passed":1,"total":1,"percent":100.0},"spi_device_tpm_sts_read":{"max_time":3.0,"sim_time":36.972108999999996,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"tpm_fully_random_case":{"tests":{"spi_device_tpm_all":{"max_time":63.0,"sim_time":20767.295693,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"pass_cmd_filtering":{"tests":{"spi_device_pass_cmd_filtering":{"max_time":10.0,"sim_time":678.6072439999999,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":71.0,"sim_time":101108.746046,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"pass_addr_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":21.0,"sim_time":6211.195706,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":71.0,"sim_time":101108.746046,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"pass_payload_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":21.0,"sim_time":6211.195706,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":71.0,"sim_time":101108.746046,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_info_slots":{"tests":{"spi_device_flash_all":{"max_time":71.0,"sim_time":101108.746046,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"cmd_read_status":{"tests":{"spi_device_intercept":{"max_time":6.0,"sim_time":1860.506007,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":71.0,"sim_time":101108.746046,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_jedec":{"tests":{"spi_device_intercept":{"max_time":6.0,"sim_time":1860.506007,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":71.0,"sim_time":101108.746046,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_sfdp":{"tests":{"spi_device_intercept":{"max_time":6.0,"sim_time":1860.506007,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":71.0,"sim_time":101108.746046,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_fast_read":{"tests":{"spi_device_intercept":{"max_time":6.0,"sim_time":1860.506007,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":71.0,"sim_time":101108.746046,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_pipeline":{"tests":{"spi_device_intercept":{"max_time":6.0,"sim_time":1860.506007,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":71.0,"sim_time":101108.746046,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"flash_cmd_upload":{"tests":{"spi_device_upload":{"max_time":5.0,"sim_time":832.788635,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_command":{"tests":{"spi_device_mailbox":{"max_time":58.0,"sim_time":3577.805469,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_cross_outside_command":{"tests":{"spi_device_mailbox":{"max_time":58.0,"sim_time":3577.805469,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_cross_inside_command":{"tests":{"spi_device_mailbox":{"max_time":58.0,"sim_time":3577.805469,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"cmd_read_buffer":{"tests":{"spi_device_flash_mode":{"max_time":5.0,"sim_time":239.616074,"passed":1,"total":1,"percent":100.0},"spi_device_read_buffer_direct":{"max_time":8.0,"sim_time":317.45263400000005,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_dummy_cycle":{"tests":{"spi_device_mailbox":{"max_time":58.0,"sim_time":3577.805469,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":71.0,"sim_time":101108.746046,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"quad_spi":{"tests":{"spi_device_flash_all":{"max_time":71.0,"sim_time":101108.746046,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dual_spi":{"tests":{"spi_device_flash_all":{"max_time":71.0,"sim_time":101108.746046,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"4b_3b_feature":{"tests":{"spi_device_cfg_cmd":{"max_time":3.0,"sim_time":115.873096,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"write_enable_disable":{"tests":{"spi_device_cfg_cmd":{"max_time":3.0,"sim_time":115.873096,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"flash_mode_ignore_cmds":{"tests":{"spi_device_flash_mode_ignore_cmds":{"max_time":59.0,"sim_time":4521.042764999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"TPM_with_flash_or_passthrough_mode":{"tests":{"spi_device_flash_and_tpm":{"max_time":56.0,"sim_time":5417.187335,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_and_flash_trans_with_min_inactive_time":{"tests":{"spi_device_flash_and_tpm_min_idle":{"max_time":279.0,"sim_time":19934.101692,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"stress_all":{"tests":{"spi_device_stress_all":{"max_time":10.0,"sim_time":189.47856099999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"spi_device_alert_test":{"max_time":2.0,"sim_time":146.18374799999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"spi_device_intr_test":{"max_time":1.0,"sim_time":25.099221,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"spi_device_tl_errors":{"max_time":6.0,"sim_time":432.309206,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"spi_device_tl_errors":{"max_time":6.0,"sim_time":432.309206,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":25.846584999999997,"passed":1,"total":1,"percent":100.0},"spi_device_csr_rw":{"max_time":4.0,"sim_time":271.469711,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":22.0,"sim_time":781.8678299999999,"passed":1,"total":1,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":5.0,"sim_time":70.379159,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":25.846584999999997,"passed":1,"total":1,"percent":100.0},"spi_device_csr_rw":{"max_time":4.0,"sim_time":271.469711,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":22.0,"sim_time":781.8678299999999,"passed":1,"total":1,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":5.0,"sim_time":70.379159,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":25,"total":27,"percent":92.5925925925926},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"spi_device_sec_cm":{"max_time":3.0,"sim_time":237.249029,"passed":1,"total":1,"percent":100.0},"spi_device_tl_intg_err":{"max_time":18.0,"sim_time":701.078158,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"spi_device_tl_intg_err":{"max_time":18.0,"sim_time":701.078158,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"coverage":{"code":{"block":98.35,"line_statement":98.75,"branch":97.01,"condition_expression":null,"toggle":72.75,"fsm":89.58},"assertion":95.4,"functional":70.18},"cov_report_page":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ1] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[*] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)":[{"name":"spi_device_mem_parity","qual_name":"0.spi_device_mem_parity.6701915230614689986872624514707716906414730693633841780209692217934692546428","seed":6701915230614689986872624514707716906414730693633841780209692217934692546428,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @  13920898 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[951] not found within the scope .\n","UVM_ERROR @  13920898 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[951] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]}],"UVM_ERROR (spi_device_ram_cfg_vseq.sv:28) [spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (* [*] vs * [*])":[{"name":"spi_device_ram_cfg","qual_name":"0.spi_device_ram_cfg.79242254560377896814396117903911379063126032815947277473464454156906269842646","seed":79242254560377896814396117903911379063126032815947277473464454156906269842646,"line":85,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_ram_cfg/latest/run.log","log_context":["UVM_ERROR @    934847 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x2ab [1010101011] vs 0x0 [0]) \n","UVM_ERROR @    974847 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x1c [11100] vs 0x0 [0]) \n","UVM_ERROR @   1031847 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x2f1 [1011110001] vs 0x0 [0]) \n","UVM_ERROR @   1094847 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x11d [100011101] vs 0x0 [0]) \n"]}]}},"passed":31,"total":33,"percent":93.93939393939394}