{"block":{"name":"spi_device","variant":"1r1w","commit":"e5cd915733c57409177581cd62c489b447fde0b6","commit_short":"e5cd915","dirty":true,"branch":"master","url":"https://github.com/lowRISC/opentitan/tree/e5cd915733c57409177581cd62c489b447fde0b6","revision_info":"GitHub Revision: [`e5cd915`](https://github.com/lowrisc/opentitan/tree/e5cd915733c57409177581cd62c489b447fde0b6)"},"tool":{"name":"xcelium","version":"24.03-s007"},"timestamp":"2026-09-02T21:28:39Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/spi_device_1r1w/data/spi_device_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"spi_device_flash_and_tpm":{"max_time":143.0,"sim_time":20564.674217,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":39.97507,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"spi_device_csr_rw":{"max_time":3.0,"sim_time":50.235105000000004,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"spi_device_csr_bit_bash":{"max_time":21.0,"sim_time":2087.765003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"spi_device_csr_aliasing":{"max_time":3.0,"sim_time":34.408017,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"spi_device_csr_mem_rw_with_rand_reset":{"max_time":4.0,"sim_time":197.827594,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"spi_device_csr_rw":{"max_time":3.0,"sim_time":50.235105000000004,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":3.0,"sim_time":34.408017,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"mem_walk":{"tests":{"spi_device_mem_walk":{"max_time":2.0,"sim_time":29.474927,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mem_partial_access":{"tests":{"spi_device_mem_partial_access":{"max_time":4.0,"sim_time":214.437046,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"V2":{"testpoints":{"csb_read":{"tests":{"spi_device_csb_read":{"max_time":2.0,"sim_time":24.104028999999997,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mem_parity":{"tests":{"spi_device_mem_parity":{"max_time":1.0,"sim_time":5.40288,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mem_cfg":{"tests":{"spi_device_ram_cfg":{"max_time":2.0,"sim_time":3.527792,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tpm_read":{"tests":{"spi_device_tpm_rw":{"max_time":4.0,"sim_time":137.969338,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_write":{"tests":{"spi_device_tpm_rw":{"max_time":4.0,"sim_time":137.969338,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_hw_reg":{"tests":{"spi_device_tpm_read_hw_reg":{"max_time":2.0,"sim_time":24.618692,"passed":1,"total":1,"percent":100.0},"spi_device_tpm_sts_read":{"max_time":2.0,"sim_time":371.40900400000004,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"tpm_fully_random_case":{"tests":{"spi_device_tpm_all":{"max_time":21.0,"sim_time":5346.000034,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"pass_cmd_filtering":{"tests":{"spi_device_pass_cmd_filtering":{"max_time":10.0,"sim_time":562.542716,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":3.0,"sim_time":100.723393,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"pass_addr_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":8.0,"sim_time":1700.354161,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":3.0,"sim_time":100.723393,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"pass_payload_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":8.0,"sim_time":1700.354161,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":3.0,"sim_time":100.723393,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_info_slots":{"tests":{"spi_device_flash_all":{"max_time":3.0,"sim_time":100.723393,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"cmd_read_status":{"tests":{"spi_device_intercept":{"max_time":4.0,"sim_time":1171.410694,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":3.0,"sim_time":100.723393,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_jedec":{"tests":{"spi_device_intercept":{"max_time":4.0,"sim_time":1171.410694,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":3.0,"sim_time":100.723393,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_sfdp":{"tests":{"spi_device_intercept":{"max_time":4.0,"sim_time":1171.410694,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":3.0,"sim_time":100.723393,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_fast_read":{"tests":{"spi_device_intercept":{"max_time":4.0,"sim_time":1171.410694,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":3.0,"sim_time":100.723393,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_pipeline":{"tests":{"spi_device_intercept":{"max_time":4.0,"sim_time":1171.410694,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":3.0,"sim_time":100.723393,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"flash_cmd_upload":{"tests":{"spi_device_upload":{"max_time":13.0,"sim_time":1853.0015290000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_command":{"tests":{"spi_device_mailbox":{"max_time":386.0,"sim_time":42790.831753,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_cross_outside_command":{"tests":{"spi_device_mailbox":{"max_time":386.0,"sim_time":42790.831753,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_cross_inside_command":{"tests":{"spi_device_mailbox":{"max_time":386.0,"sim_time":42790.831753,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"cmd_read_buffer":{"tests":{"spi_device_flash_mode":{"max_time":6.0,"sim_time":162.454295,"passed":1,"total":1,"percent":100.0},"spi_device_read_buffer_direct":{"max_time":6.0,"sim_time":108.679354,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_dummy_cycle":{"tests":{"spi_device_mailbox":{"max_time":386.0,"sim_time":42790.831753,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":3.0,"sim_time":100.723393,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"quad_spi":{"tests":{"spi_device_flash_all":{"max_time":3.0,"sim_time":100.723393,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dual_spi":{"tests":{"spi_device_flash_all":{"max_time":3.0,"sim_time":100.723393,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"4b_3b_feature":{"tests":{"spi_device_cfg_cmd":{"max_time":6.0,"sim_time":138.68756299999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"write_enable_disable":{"tests":{"spi_device_cfg_cmd":{"max_time":6.0,"sim_time":138.68756299999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"flash_mode_ignore_cmds":{"tests":{"spi_device_flash_mode_ignore_cmds":{"max_time":164.0,"sim_time":27450.062124,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"TPM_with_flash_or_passthrough_mode":{"tests":{"spi_device_flash_and_tpm":{"max_time":143.0,"sim_time":20564.674217,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_and_flash_trans_with_min_inactive_time":{"tests":{"spi_device_flash_and_tpm_min_idle":{"max_time":125.00000000000001,"sim_time":70216.02928300001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"stress_all":{"tests":{"spi_device_stress_all":{"max_time":426.0,"sim_time":19097.279348,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"spi_device_alert_test":{"max_time":2.0,"sim_time":49.57643,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"spi_device_intr_test":{"max_time":2.0,"sim_time":67.963971,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"spi_device_tl_errors":{"max_time":3.0,"sim_time":72.24806600000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"spi_device_tl_errors":{"max_time":3.0,"sim_time":72.24806600000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":39.97507,"passed":1,"total":1,"percent":100.0},"spi_device_csr_rw":{"max_time":3.0,"sim_time":50.235105000000004,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":3.0,"sim_time":34.408017,"passed":1,"total":1,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":5.0,"sim_time":119.882001,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":39.97507,"passed":1,"total":1,"percent":100.0},"spi_device_csr_rw":{"max_time":3.0,"sim_time":50.235105000000004,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":3.0,"sim_time":34.408017,"passed":1,"total":1,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":5.0,"sim_time":119.882001,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":25,"total":27,"percent":92.5925925925926},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"spi_device_sec_cm":{"max_time":2.0,"sim_time":141.00755900000001,"passed":1,"total":1,"percent":100.0},"spi_device_tl_intg_err":{"max_time":12.0,"sim_time":820.38447,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"spi_device_tl_intg_err":{"max_time":12.0,"sim_time":820.38447,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"coverage":{"code":{"block":98.33,"line_statement":98.73,"branch":96.96,"condition_expression":null,"toggle":72.46,"fsm":89.58},"assertion":95.4,"functional":64.67},"cov_report_page":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ1] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[*] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)":[{"name":"spi_device_mem_parity","qual_name":"0.spi_device_mem_parity.15146371721253986983934991866703612061221927203070352604606349026101940854500","seed":15146371721253986983934991866703612061221927203070352604606349026101940854500,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   3611199 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[1005] not found within the scope .\n","UVM_ERROR @   3611199 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[1005] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]}],"UVM_ERROR (spi_device_ram_cfg_vseq.sv:28) [spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (* [*] vs * [*])":[{"name":"spi_device_ram_cfg","qual_name":"0.spi_device_ram_cfg.90128301449412356349068453929506330185873929533254319206515783733783449341079","seed":90128301449412356349068453929506330185873929533254319206515783733783449341079,"line":85,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_ram_cfg/latest/run.log","log_context":["UVM_ERROR @   1286792 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x1e7 [111100111] vs 0x0 [0]) \n","UVM_ERROR @   1319792 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x74 [1110100] vs 0x0 [0]) \n","UVM_ERROR @   1361792 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0xfa [11111010] vs 0x0 [0]) \n","UVM_ERROR @   1382792 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x51 [1010001] vs 0x0 [0]) \n"]}]}},"passed":31,"total":33,"percent":93.93939393939394}