{"block":{"name":"mbx","variant":null,"commit":"6cca8d8710ab7c4806d3bb8958b17fe9f43fa4e4","commit_short":"6cca8d8","dirty":true,"branch":"master","url":"https://github.com/lowRISC/opentitan/tree/6cca8d8710ab7c4806d3bb8958b17fe9f43fa4e4","revision_info":"GitHub Revision: [`6cca8d8`](https://github.com/lowrisc/opentitan/tree/6cca8d8710ab7c4806d3bb8958b17fe9f43fa4e4)"},"tool":{"name":"xcelium","version":"24.03-s007"},"timestamp":"2026-09-07T15:31:36Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/mbx/data/mbx_testplan.html","stages":{"V1":{"testpoints":{"mbx_smoke":{"tests":{"mbx_smoke":{"max_time":61.0,"sim_time":14687.619195000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"mbx_csr_hw_reset":{"max_time":2.0,"sim_time":98.96897,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"mbx_csr_rw":{"max_time":2.0,"sim_time":15.746122,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"mbx_csr_bit_bash":{"max_time":6.0,"sim_time":775.147701,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"mbx_csr_aliasing":{"max_time":1.0,"sim_time":18.610641,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"mbx_csr_mem_rw_with_rand_reset":{"max_time":1.0,"sim_time":12.122110000000001,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"mbx_csr_rw":{"max_time":2.0,"sim_time":15.746122,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":1.0,"sim_time":18.610641,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":5,"total":6,"percent":83.33333333333333},"V2":{"testpoints":{"mbx_stress":{"tests":{"mbx_stress":{"max_time":126.0,"sim_time":12406.58174,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mbx_max_activity":{"tests":{"mbx_stress_zero_delays":{"max_time":4.0,"sim_time":152.618837,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mbx_imbx_oob":{"tests":{"mbx_imbx_oob":{"max_time":21.0,"sim_time":2456.170458,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mbx_doe_intr_msg":{"tests":{"mbx_doe_intr_msg":{"max_time":11.0,"sim_time":734.915821,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"mbx_alert_test":{"max_time":1.0,"sim_time":99.53625199999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"mbx_intr_test":{"max_time":1.0,"sim_time":23.804285,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"mbx_tl_errors":{"max_time":1.0,"sim_time":1.228982,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tl_d_illegal_access":{"tests":{"mbx_tl_errors":{"max_time":1.0,"sim_time":1.228982,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tl_d_outstanding_access":{"tests":{"mbx_csr_hw_reset":{"max_time":2.0,"sim_time":98.96897,"passed":1,"total":1,"percent":100.0},"mbx_csr_rw":{"max_time":2.0,"sim_time":15.746122,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":1.0,"sim_time":18.610641,"passed":1,"total":1,"percent":100.0},"mbx_same_csr_outstanding":{"max_time":2.0,"sim_time":38.854642999999996,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"mbx_csr_hw_reset":{"max_time":2.0,"sim_time":98.96897,"passed":1,"total":1,"percent":100.0},"mbx_csr_rw":{"max_time":2.0,"sim_time":15.746122,"passed":1,"total":1,"percent":100.0},"mbx_csr_aliasing":{"max_time":1.0,"sim_time":18.610641,"passed":1,"total":1,"percent":100.0},"mbx_same_csr_outstanding":{"max_time":2.0,"sim_time":38.854642999999996,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":9,"total":11,"percent":81.81818181818181},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"mbx_tl_intg_err":{"max_time":3.0,"sim_time":155.821474,"passed":1,"total":1,"percent":100.0},"mbx_sec_cm":{"max_time":1.0,"sim_time":24.835892,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"coverage":{"code":{"block":96.5,"line_statement":96.36,"branch":90.81,"condition_expression":null,"toggle":79.59,"fsm":null},"assertion":97.05,"functional":77.43},"cov_report_page":"/nightly/current_run/scratch/master/mbx-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (mbx_scoreboard.sv:500) [scoreboard] Check failed item.d_data == exp_data (* [*] vs * [*]) RDATA read data mismatched":[{"name":"mbx_stress_zero_delays","qual_name":"0.mbx_stress_zero_delays.1742513629477455056948657667180481909432356362856774315911115047046182397239","seed":1742513629477455056948657667180481909432356362856774315911115047046182397239,"line":284,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_stress_zero_delays/latest/run.log","log_context":["UVM_INFO @ 152618837 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_scoreboard.sv:718) scoreboard [scoreboard] On interface mbx_soc_reg_block, item had unexpected d_error value(predicted *, but saw *).":[{"name":"mbx_tl_errors","qual_name":"0.mbx_tl_errors.32916317869197198064233062603485680108911836095462638235052772044528421642349","seed":32916317869197198064233062603485680108911836095462638235052772044528421642349,"line":85,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_tl_errors/latest/run.log","log_context":[" TL item was: req: (cip_tl_seq_item@18031) { a_addr: 'haa735690  a_data: 'he1f66843  a_mask: 'h1  a_size: 'h0  a_param: 'h0  a_source: 'hd0  a_opcode: 'h1  a_user: 'h2437c  d_param: 'h0  d_source: 'hd0  d_data: 'h0  d_size: 'h0  d_opcode: 'h0  d_error: 'h0  d_sink: 'h0  d_user: 'h152a  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{\"Unsupported partial write\"}.\n","UVM_INFO @   1228982 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]},{"name":"mbx_csr_mem_rw_with_rand_reset","qual_name":"0.mbx_csr_mem_rw_with_rand_reset.77371599637523985066029411122380082541054804399860141450987067953261534464326","seed":77371599637523985066029411122380082541054804399860141450987067953261534464326,"line":86,"log_path":"/nightly/current_run/scratch/master/mbx-sim-xcelium/0.mbx_csr_mem_rw_with_rand_reset/latest/run.log","log_context":[" TL item was: req: (cip_tl_seq_item@20796) { a_addr: 'h31f96494  a_data: 'h451a98c9  a_mask: 'h0  a_size: 'h1  a_param: 'h0  a_source: 'hbc  a_opcode: 'h1  a_user: 'h25648  d_param: 'h0  d_source: 'hbc  d_data: 'h0  d_size: 'h1  d_opcode: 'h0  d_error: 'h0  d_sink: 'h0  d_user: 'h10aa  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{\"Unsupported partial write\"}.\n","UVM_INFO @  12122110 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]}]}},"passed":13,"total":16,"percent":81.25}