{"block":{"name":"spi_device","variant":"1r1w","commit":"1133189211c3cf8610a02b5fd9ce5de7c2629a09","commit_short":"1133189","dirty":true,"branch":"master","url":"https://github.com/lowRISC/opentitan/tree/1133189211c3cf8610a02b5fd9ce5de7c2629a09","revision_info":"GitHub Revision: [`1133189`](https://github.com/lowrisc/opentitan/tree/1133189211c3cf8610a02b5fd9ce5de7c2629a09)"},"tool":{"name":"xcelium","version":"24.03-s007"},"timestamp":"2026-09-10T15:31:28Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/spi_device_1r1w/data/spi_device_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"spi_device_flash_and_tpm":{"max_time":127.0,"sim_time":107266.49122400001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":52.498331,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"spi_device_csr_rw":{"max_time":2.0,"sim_time":42.277097999999995,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"spi_device_csr_bit_bash":{"max_time":18.0,"sim_time":1171.0493470000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"spi_device_csr_aliasing":{"max_time":5.0,"sim_time":463.193538,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"spi_device_csr_mem_rw_with_rand_reset":{"max_time":6.0,"sim_time":389.378055,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"spi_device_csr_rw":{"max_time":2.0,"sim_time":42.277097999999995,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":5.0,"sim_time":463.193538,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"mem_walk":{"tests":{"spi_device_mem_walk":{"max_time":2.0,"sim_time":42.329165,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mem_partial_access":{"tests":{"spi_device_mem_partial_access":{"max_time":3.0,"sim_time":100.469067,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"V2":{"testpoints":{"csb_read":{"tests":{"spi_device_csb_read":{"max_time":2.0,"sim_time":39.311971,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mem_parity":{"tests":{"spi_device_mem_parity":{"max_time":2.0,"sim_time":1.4784380000000001,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mem_cfg":{"tests":{"spi_device_ram_cfg":{"max_time":2.0,"sim_time":4.382403,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tpm_read":{"tests":{"spi_device_tpm_rw":{"max_time":3.0,"sim_time":67.47303500000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_write":{"tests":{"spi_device_tpm_rw":{"max_time":3.0,"sim_time":67.47303500000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_hw_reg":{"tests":{"spi_device_tpm_read_hw_reg":{"max_time":19.0,"sim_time":1316.086392,"passed":1,"total":1,"percent":100.0},"spi_device_tpm_sts_read":{"max_time":2.0,"sim_time":99.732781,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"tpm_fully_random_case":{"tests":{"spi_device_tpm_all":{"max_time":23.0,"sim_time":1172.575321,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"pass_cmd_filtering":{"tests":{"spi_device_pass_cmd_filtering":{"max_time":14.0,"sim_time":3009.232281,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":32.0,"sim_time":1033.16278,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"pass_addr_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":15.0,"sim_time":1688.5539580000002,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":32.0,"sim_time":1033.16278,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"pass_payload_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":15.0,"sim_time":1688.5539580000002,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":32.0,"sim_time":1033.16278,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_info_slots":{"tests":{"spi_device_flash_all":{"max_time":32.0,"sim_time":1033.16278,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"cmd_read_status":{"tests":{"spi_device_intercept":{"max_time":7.0,"sim_time":435.012016,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":32.0,"sim_time":1033.16278,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_jedec":{"tests":{"spi_device_intercept":{"max_time":7.0,"sim_time":435.012016,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":32.0,"sim_time":1033.16278,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_sfdp":{"tests":{"spi_device_intercept":{"max_time":7.0,"sim_time":435.012016,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":32.0,"sim_time":1033.16278,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_fast_read":{"tests":{"spi_device_intercept":{"max_time":7.0,"sim_time":435.012016,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":32.0,"sim_time":1033.16278,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_pipeline":{"tests":{"spi_device_intercept":{"max_time":7.0,"sim_time":435.012016,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":32.0,"sim_time":1033.16278,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"flash_cmd_upload":{"tests":{"spi_device_upload":{"max_time":16.0,"sim_time":21435.692096000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_command":{"tests":{"spi_device_mailbox":{"max_time":29.0,"sim_time":1206.532311,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_cross_outside_command":{"tests":{"spi_device_mailbox":{"max_time":29.0,"sim_time":1206.532311,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_cross_inside_command":{"tests":{"spi_device_mailbox":{"max_time":29.0,"sim_time":1206.532311,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"cmd_read_buffer":{"tests":{"spi_device_flash_mode":{"max_time":6.0,"sim_time":555.640797,"passed":1,"total":1,"percent":100.0},"spi_device_read_buffer_direct":{"max_time":13.0,"sim_time":1466.631506,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_dummy_cycle":{"tests":{"spi_device_mailbox":{"max_time":29.0,"sim_time":1206.532311,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":32.0,"sim_time":1033.16278,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"quad_spi":{"tests":{"spi_device_flash_all":{"max_time":32.0,"sim_time":1033.16278,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dual_spi":{"tests":{"spi_device_flash_all":{"max_time":32.0,"sim_time":1033.16278,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"4b_3b_feature":{"tests":{"spi_device_cfg_cmd":{"max_time":4.0,"sim_time":599.97967,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"write_enable_disable":{"tests":{"spi_device_cfg_cmd":{"max_time":4.0,"sim_time":599.97967,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"flash_mode_ignore_cmds":{"tests":{"spi_device_flash_mode_ignore_cmds":{"max_time":113.0,"sim_time":24205.859407,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"TPM_with_flash_or_passthrough_mode":{"tests":{"spi_device_flash_and_tpm":{"max_time":127.0,"sim_time":107266.49122400001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_and_flash_trans_with_min_inactive_time":{"tests":{"spi_device_flash_and_tpm_min_idle":{"max_time":131.0,"sim_time":6580.911542000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"stress_all":{"tests":{"spi_device_stress_all":{"max_time":447.0,"sim_time":75098.225772,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"spi_device_alert_test":{"max_time":1.0,"sim_time":13.848078,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"spi_device_intr_test":{"max_time":3.0,"sim_time":21.177471,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"spi_device_tl_errors":{"max_time":4.0,"sim_time":291.07984799999997,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"spi_device_tl_errors":{"max_time":4.0,"sim_time":291.07984799999997,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":52.498331,"passed":1,"total":1,"percent":100.0},"spi_device_csr_rw":{"max_time":2.0,"sim_time":42.277097999999995,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":5.0,"sim_time":463.193538,"passed":1,"total":1,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":4.0,"sim_time":486.022899,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":52.498331,"passed":1,"total":1,"percent":100.0},"spi_device_csr_rw":{"max_time":2.0,"sim_time":42.277097999999995,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":5.0,"sim_time":463.193538,"passed":1,"total":1,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":4.0,"sim_time":486.022899,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":25,"total":27,"percent":92.5925925925926},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"spi_device_sec_cm":{"max_time":2.0,"sim_time":138.29587899999999,"passed":1,"total":1,"percent":100.0},"spi_device_tl_intg_err":{"max_time":10.0,"sim_time":1689.076812,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"spi_device_tl_intg_err":{"max_time":10.0,"sim_time":1689.076812,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"coverage":{"code":{"block":98.41,"line_statement":98.81,"branch":97.12,"condition_expression":null,"toggle":72.75,"fsm":89.58},"assertion":95.52,"functional":69.58},"cov_report_page":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ1] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[*] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)":[{"name":"spi_device_mem_parity","qual_name":"0.spi_device_mem_parity.22611235801139044498552134534934421184639931634282577918287451852981986198716","seed":22611235801139044498552134534934421184639931634282577918287451852981986198716,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1354730 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[899] not found within the scope .\n","UVM_ERROR @   1354730 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[899] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]}],"UVM_ERROR (spi_device_ram_cfg_vseq.sv:28) [spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (* [*] vs * [*])":[{"name":"spi_device_ram_cfg","qual_name":"0.spi_device_ram_cfg.54223070263519677485589510282831555712445356507129836567439294689373763572703","seed":54223070263519677485589510282831555712445356507129836567439294689373763572703,"line":85,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_ram_cfg/latest/run.log","log_context":["UVM_ERROR @   2134403 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x28d [1010001101] vs 0x0 [0]) \n","UVM_ERROR @   2230403 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x3e3 [1111100011] vs 0x0 [0]) \n","UVM_ERROR @   2237403 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x3a8 [1110101000] vs 0x0 [0]) \n","UVM_ERROR @   2279403 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x2dd [1011011101] vs 0x0 [0]) \n"]}]}},"passed":31,"total":33,"percent":93.93939393939394}