{"block":{"name":"i2c","variant":null,"commit":"aecc39ba9a49e277662fd528a6b3018a05b7d06f","commit_short":"aecc39b","dirty":true,"branch":"master","url":"https://github.com/lowRISC/opentitan/tree/aecc39ba9a49e277662fd528a6b3018a05b7d06f","revision_info":"GitHub Revision: [`aecc39b`](https://github.com/lowrisc/opentitan/tree/aecc39ba9a49e277662fd528a6b3018a05b7d06f)"},"tool":{"name":"xcelium","version":"24.03-s007"},"timestamp":"2026-09-16T15:31:42Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/i2c/data/i2c_testplan.html","stages":{"V1":{"testpoints":{"host_smoke":{"tests":{"i2c_host_smoke":{"max_time":153.0,"sim_time":6422.607846,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_smoke":{"tests":{"i2c_target_smoke":{"max_time":7.0,"sim_time":2002.407668,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"i2c_csr_hw_reset":{"max_time":2.0,"sim_time":37.070566,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"i2c_csr_rw":{"max_time":1.0,"sim_time":19.317069,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"i2c_csr_bit_bash":{"max_time":5.0,"sim_time":1390.506336,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"i2c_csr_aliasing":{"max_time":2.0,"sim_time":67.16019899999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"i2c_csr_mem_rw_with_rand_reset":{"max_time":2.0,"sim_time":51.783165999999994,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"i2c_csr_rw":{"max_time":1.0,"sim_time":19.317069,"passed":1,"total":1,"percent":100.0},"i2c_csr_aliasing":{"max_time":2.0,"sim_time":67.16019899999999,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":7,"total":7,"percent":100.0},"V2":{"testpoints":{"host_error_intr":{"tests":{"i2c_host_error_intr":{"max_time":1.0,"sim_time":25.775842,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"host_stress_all":{"tests":{"i2c_host_stress_all":{"max_time":3602.1287390794605,"sim_time":0.0,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"host_maxperf":{"tests":{"i2c_host_perf":{"max_time":60.0,"sim_time":5279.572373,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_override":{"tests":{"i2c_host_override":{"max_time":2.0,"sim_time":18.522359,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_fifo_watermark":{"tests":{"i2c_host_fifo_watermark":{"max_time":3466.0,"sim_time":3359.421506,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_fifo_overflow":{"tests":{"i2c_host_fifo_overflow":{"max_time":909.0,"sim_time":1682.204933,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_fifo_reset":{"tests":{"i2c_host_fifo_reset_fmt":{"max_time":3.0,"sim_time":183.88435099999998,"passed":1,"total":1,"percent":100.0},"i2c_host_fifo_fmt_empty":{"max_time":14.0,"sim_time":460.536773,"passed":1,"total":1,"percent":100.0},"i2c_host_fifo_reset_rx":{"max_time":5.0,"sim_time":114.80044199999999,"passed":1,"total":1,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"host_fifo_full":{"tests":{"i2c_host_fifo_full":{"max_time":195.0,"sim_time":6854.790892,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_timeout":{"tests":{"i2c_host_stretch_timeout":{"max_time":14.0,"sim_time":2874.551239,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"i2c_host_mode_toggle":{"tests":{"i2c_host_mode_toggle":{"max_time":3.0,"sim_time":106.690183,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_glitch":{"tests":{"i2c_target_glitch":{"max_time":6.0,"sim_time":489.214598,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_stress_all":{"tests":{"i2c_target_stress_all":{"max_time":2441.0,"sim_time":35427.584813,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_maxperf":{"tests":{"i2c_target_perf":{"max_time":6.0,"sim_time":847.123217,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_fifo_empty":{"tests":{"i2c_target_stress_rd":{"max_time":76.0,"sim_time":1875.613421,"passed":1,"total":1,"percent":100.0},"i2c_target_intr_smoke":{"max_time":10.0,"sim_time":1369.8373470000001,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"target_fifo_reset":{"tests":{"i2c_target_fifo_reset_acq":{"max_time":2.0,"sim_time":330.033472,"passed":1,"total":1,"percent":100.0},"i2c_target_fifo_reset_tx":{"max_time":2.0,"sim_time":182.77275899999998,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"target_fifo_full":{"tests":{"i2c_target_stress_wr":{"max_time":3601.0,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"i2c_target_stress_rd":{"max_time":76.0,"sim_time":1875.613421,"passed":1,"total":1,"percent":100.0},"i2c_target_intr_stress_wr":{"max_time":1874.0,"sim_time":14298.801882,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":3,"percent":66.66666666666667},"target_timeout":{"tests":{"i2c_target_timeout":{"max_time":9.0,"sim_time":1035.591173,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_clock_stretch":{"tests":{"i2c_target_stretch":{"max_time":10.0,"sim_time":10048.950251,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"bad_address":{"tests":{"i2c_target_bad_addr":{"max_time":6.0,"sim_time":4216.464529,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_glitch":{"tests":{"i2c_target_hrst":{"max_time":26.0,"sim_time":10031.997271,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_fifo_watermark":{"tests":{"i2c_target_fifo_watermarks_acq":{"max_time":5.0,"sim_time":1028.3120649999998,"passed":1,"total":1,"percent":100.0},"i2c_target_fifo_watermarks_tx":{"max_time":3.0,"sim_time":109.61500199999999,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"host_mode_config_perf":{"tests":{"i2c_host_perf":{"max_time":60.0,"sim_time":5279.572373,"passed":1,"total":1,"percent":100.0},"i2c_host_perf_precise":{"max_time":28.0,"sim_time":2559.840241,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"host_mode_clock_stretching":{"tests":{"i2c_host_stretch_timeout":{"max_time":14.0,"sim_time":2874.551239,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_tx_stretch_ctrl":{"tests":{"i2c_target_tx_stretch_ctrl":{"max_time":3.0,"sim_time":105.53528,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_nack_generation":{"tests":{"i2c_target_nack_acqfull":{"max_time":5.0,"sim_time":3520.112322,"passed":1,"total":1,"percent":100.0},"i2c_target_nack_acqfull_addr":{"max_time":5.0,"sim_time":512.515215,"passed":1,"total":1,"percent":100.0},"i2c_target_nack_txstretch":{"max_time":2.0,"sim_time":756.4791700000001,"passed":1,"total":1,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"host_mode_halt_on_nak":{"tests":{"i2c_host_may_nack":{"max_time":8.0,"sim_time":457.31197,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_smbus_maxlen":{"tests":{"i2c_target_smbus_maxlen":{"max_time":4.0,"sim_time":2075.714114,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"i2c_alert_test":{"max_time":1.0,"sim_time":18.576502,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"i2c_intr_test":{"max_time":1.0,"sim_time":18.970007000000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"i2c_tl_errors":{"max_time":3.0,"sim_time":316.47805999999997,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"i2c_tl_errors":{"max_time":3.0,"sim_time":316.47805999999997,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"i2c_csr_hw_reset":{"max_time":2.0,"sim_time":37.070566,"passed":1,"total":1,"percent":100.0},"i2c_csr_rw":{"max_time":1.0,"sim_time":19.317069,"passed":1,"total":1,"percent":100.0},"i2c_csr_aliasing":{"max_time":2.0,"sim_time":67.16019899999999,"passed":1,"total":1,"percent":100.0},"i2c_same_csr_outstanding":{"max_time":1.0,"sim_time":87.810151,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"i2c_csr_hw_reset":{"max_time":2.0,"sim_time":37.070566,"passed":1,"total":1,"percent":100.0},"i2c_csr_rw":{"max_time":1.0,"sim_time":19.317069,"passed":1,"total":1,"percent":100.0},"i2c_csr_aliasing":{"max_time":2.0,"sim_time":67.16019899999999,"passed":1,"total":1,"percent":100.0},"i2c_same_csr_outstanding":{"max_time":1.0,"sim_time":87.810151,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":35,"total":41,"percent":85.36585365853658},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"i2c_tl_intg_err":{"max_time":2.0,"sim_time":150.754627,"passed":1,"total":1,"percent":100.0},"i2c_sec_cm":{"max_time":2.0,"sim_time":216.23642,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"i2c_tl_intg_err":{"max_time":2.0,"sim_time":150.754627,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"V3":{"testpoints":{"host_stress_all_with_rand_reset":{"tests":{"i2c_host_stress_all_with_rand_reset":{"max_time":12.0,"sim_time":2338.8130180000003,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_error_intr":{"tests":{"i2c_target_unexp_stop":{"max_time":2.0,"sim_time":748.1718880000001,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_stress_all_with_rand_reset":{"tests":{"i2c_target_stress_all_with_rand_reset":{"max_time":12.0,"sim_time":674.923357,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0}},"passed":0,"total":3,"percent":0.0}},"coverage":{"code":{"block":96.3,"line_statement":95.73,"branch":93.39,"condition_expression":null,"toggle":72.52,"fsm":84.17},"assertion":97.46,"functional":81.22},"cov_report_page":"/nightly/current_run/scratch/master/i2c-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR sequencer [sequencer] Get_next_item called twice without item_done or get in between":[{"name":"i2c_host_error_intr","qual_name":"0.i2c_host_error_intr.2737912609973304450971085248184726195374471511603491549078719857232827699041","seed":2737912609973304450971085248184726195374471511603491549078719857232827699041,"line":97,"log_path":"/nightly/current_run/scratch/master/i2c-sim-xcelium/0.i2c_host_error_intr/latest/run.log","log_context":["UVM_INFO @  25775842 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"i2c_target_stress_all_with_rand_reset","qual_name":"0.i2c_target_stress_all_with_rand_reset.98396357790080847689619899728299988267953311149843346913989434833851340040323","seed":98396357790080847689619899728299988267953311149843346913989434833851340040323,"line":110,"log_path":"/nightly/current_run/scratch/master/i2c-sim-xcelium/0.i2c_target_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 674923357 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"Job timed out after * minutes":[{"name":"i2c_host_stress_all","qual_name":"0.i2c_host_stress_all.112414129856170036575499112020123295929545941977574661031559121713078374623345","seed":112414129856170036575499112020123295929545941977574661031559121713078374623345,"line":null,"log_path":"/nightly/current_run/scratch/master/i2c-sim-xcelium/0.i2c_host_stress_all/latest/run.log","log_context":[]},{"name":"i2c_target_stress_wr","qual_name":"0.i2c_target_stress_wr.11227477332378209914595455941227569754624824365275864862660324796606932112815","seed":11227477332378209914595455941227569754624824365275864862660324796606932112815,"line":null,"log_path":"/nightly/current_run/scratch/master/i2c-sim-xcelium/0.i2c_target_stress_wr/latest/run.log","log_context":[]}],"UVM_ERROR sequencer [sequencer] get_next_item/try_next_item called twice without item_done or get in between":[{"name":"i2c_target_glitch","qual_name":"0.i2c_target_glitch.108715224859231878650968487470264444596654704481240780544286385761637191308667","seed":108715224859231878650968487470264444596654704481240780544286385761637191308667,"line":93,"log_path":"/nightly/current_run/scratch/master/i2c-sim-xcelium/0.i2c_target_glitch/latest/run.log","log_context":["UVM_INFO @ 489214598 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (i2c_base_vseq.sv:759) [process_txq] wait timeout occurred!":[{"name":"i2c_target_stretch","qual_name":"0.i2c_target_stretch.75695695235971204789258277913758592056547404066385561833182521973023167697238","seed":75695695235971204789258277913758592056547404066385561833182521973023167697238,"line":87,"log_path":"/nightly/current_run/scratch/master/i2c-sim-xcelium/0.i2c_target_stretch/latest/run.log","log_context":["UVM_INFO @ 10048950251 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"xmsim: *E,ASRTST (/nightly/current_run/scratch/master/i2c-sim-xcelium/default/fusesoc-work/src/lowrisc_ip_i2c_*/rtl/i2c_fifos.sv,320): Assertion TxWriteStableBeforeHandshake_A has failed (* cycles, starting * PS)":[{"name":"i2c_target_unexp_stop","qual_name":"0.i2c_target_unexp_stop.43301195584229991492549065102698090757290094648291869420963638748372286571442","seed":43301195584229991492549065102698090757290094648291869420963638748372286571442,"line":89,"log_path":"/nightly/current_run/scratch/master/i2c-sim-xcelium/0.i2c_target_unexp_stop/latest/run.log","log_context":["UVM_ERROR @ 748171888 ps: (i2c_fifos.sv:320) [ASSERT FAILED] TxWriteStableBeforeHandshake_A\n","UVM_INFO @ 748171888 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}],"UVM_FATAL (i2c_target_hrst_vseq.sv:107) [target_hrst_vseq] wait timeout occurred!":[{"name":"i2c_target_hrst","qual_name":"0.i2c_target_hrst.41020335049479293585978041303667943576992750928209241596413194689508800424691","seed":41020335049479293585978041303667943576992750928209241596413194689508800424691,"line":88,"log_path":"/nightly/current_run/scratch/master/i2c-sim-xcelium/0.i2c_target_hrst/latest/run.log","log_context":["UVM_INFO @ 10031997271 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_vseq.sv:1297) [i2c_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"i2c_host_stress_all_with_rand_reset","qual_name":"0.i2c_host_stress_all_with_rand_reset.93497539868691934483222866313310729671555921403427012956661493564390947289729","seed":93497539868691934483222866313310729671555921403427012956661493564390947289729,"line":95,"log_path":"/nightly/current_run/scratch/master/i2c-sim-xcelium/0.i2c_host_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 2338813018 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":41,"total":50,"percent":82.0}