{"block":{"name":"spi_device","variant":"1r1w","commit":"aecc39ba9a49e277662fd528a6b3018a05b7d06f","commit_short":"aecc39b","dirty":true,"branch":"master","url":"https://github.com/lowRISC/opentitan/tree/aecc39ba9a49e277662fd528a6b3018a05b7d06f","revision_info":"GitHub Revision: [`aecc39b`](https://github.com/lowrisc/opentitan/tree/aecc39ba9a49e277662fd528a6b3018a05b7d06f)"},"tool":{"name":"xcelium","version":"24.03-s007"},"timestamp":"2026-09-16T15:31:42Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/spi_device_1r1w/data/spi_device_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"spi_device_flash_and_tpm":{"max_time":297.0,"sim_time":20121.259566,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":35.651160000000004,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"spi_device_csr_rw":{"max_time":3.0,"sim_time":306.369253,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"spi_device_csr_bit_bash":{"max_time":17.0,"sim_time":2481.08554,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"spi_device_csr_aliasing":{"max_time":4.0,"sim_time":411.173245,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"spi_device_csr_mem_rw_with_rand_reset":{"max_time":4.0,"sim_time":432.801282,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"spi_device_csr_rw":{"max_time":3.0,"sim_time":306.369253,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":4.0,"sim_time":411.173245,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"mem_walk":{"tests":{"spi_device_mem_walk":{"max_time":2.0,"sim_time":13.387403,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mem_partial_access":{"tests":{"spi_device_mem_partial_access":{"max_time":3.0,"sim_time":99.316156,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"V2":{"testpoints":{"csb_read":{"tests":{"spi_device_csb_read":{"max_time":2.0,"sim_time":55.496216999999994,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mem_parity":{"tests":{"spi_device_mem_parity":{"max_time":1.0,"sim_time":5.198462999999999,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mem_cfg":{"tests":{"spi_device_ram_cfg":{"max_time":1.0,"sim_time":6.847522,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tpm_read":{"tests":{"spi_device_tpm_rw":{"max_time":3.0,"sim_time":40.597907,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_write":{"tests":{"spi_device_tpm_rw":{"max_time":3.0,"sim_time":40.597907,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_hw_reg":{"tests":{"spi_device_tpm_read_hw_reg":{"max_time":9.0,"sim_time":1567.05187,"passed":1,"total":1,"percent":100.0},"spi_device_tpm_sts_read":{"max_time":3.0,"sim_time":94.16986800000001,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"tpm_fully_random_case":{"tests":{"spi_device_tpm_all":{"max_time":8.0,"sim_time":970.951915,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"pass_cmd_filtering":{"tests":{"spi_device_pass_cmd_filtering":{"max_time":87.0,"sim_time":15565.770043,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":207.0,"sim_time":17750.965111,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"pass_addr_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":13.0,"sim_time":5867.72091,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":207.0,"sim_time":17750.965111,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"pass_payload_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":13.0,"sim_time":5867.72091,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":207.0,"sim_time":17750.965111,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_info_slots":{"tests":{"spi_device_flash_all":{"max_time":207.0,"sim_time":17750.965111,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"cmd_read_status":{"tests":{"spi_device_intercept":{"max_time":24.0,"sim_time":1128.830552,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":207.0,"sim_time":17750.965111,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_jedec":{"tests":{"spi_device_intercept":{"max_time":24.0,"sim_time":1128.830552,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":207.0,"sim_time":17750.965111,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_sfdp":{"tests":{"spi_device_intercept":{"max_time":24.0,"sim_time":1128.830552,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":207.0,"sim_time":17750.965111,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_fast_read":{"tests":{"spi_device_intercept":{"max_time":24.0,"sim_time":1128.830552,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":207.0,"sim_time":17750.965111,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_pipeline":{"tests":{"spi_device_intercept":{"max_time":24.0,"sim_time":1128.830552,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":207.0,"sim_time":17750.965111,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"flash_cmd_upload":{"tests":{"spi_device_upload":{"max_time":19.0,"sim_time":1974.227243,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_command":{"tests":{"spi_device_mailbox":{"max_time":44.0,"sim_time":5979.7966129999995,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_cross_outside_command":{"tests":{"spi_device_mailbox":{"max_time":44.0,"sim_time":5979.7966129999995,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_cross_inside_command":{"tests":{"spi_device_mailbox":{"max_time":44.0,"sim_time":5979.7966129999995,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"cmd_read_buffer":{"tests":{"spi_device_flash_mode":{"max_time":5.0,"sim_time":264.71826699999997,"passed":1,"total":1,"percent":100.0},"spi_device_read_buffer_direct":{"max_time":19.0,"sim_time":4032.688854,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_dummy_cycle":{"tests":{"spi_device_mailbox":{"max_time":44.0,"sim_time":5979.7966129999995,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":207.0,"sim_time":17750.965111,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"quad_spi":{"tests":{"spi_device_flash_all":{"max_time":207.0,"sim_time":17750.965111,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dual_spi":{"tests":{"spi_device_flash_all":{"max_time":207.0,"sim_time":17750.965111,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"4b_3b_feature":{"tests":{"spi_device_cfg_cmd":{"max_time":3.0,"sim_time":37.897048999999996,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"write_enable_disable":{"tests":{"spi_device_cfg_cmd":{"max_time":3.0,"sim_time":37.897048999999996,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"flash_mode_ignore_cmds":{"tests":{"spi_device_flash_mode_ignore_cmds":{"max_time":58.0,"sim_time":3037.3520350000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"TPM_with_flash_or_passthrough_mode":{"tests":{"spi_device_flash_and_tpm":{"max_time":297.0,"sim_time":20121.259566,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_and_flash_trans_with_min_inactive_time":{"tests":{"spi_device_flash_and_tpm_min_idle":{"max_time":76.0,"sim_time":3851.430095,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"stress_all":{"tests":{"spi_device_stress_all":{"max_time":143.0,"sim_time":4586.939309,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"spi_device_alert_test":{"max_time":2.0,"sim_time":12.270285,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"spi_device_intr_test":{"max_time":2.0,"sim_time":12.244129999999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"spi_device_tl_errors":{"max_time":3.0,"sim_time":50.276158,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"spi_device_tl_errors":{"max_time":3.0,"sim_time":50.276158,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":35.651160000000004,"passed":1,"total":1,"percent":100.0},"spi_device_csr_rw":{"max_time":3.0,"sim_time":306.369253,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":4.0,"sim_time":411.173245,"passed":1,"total":1,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":3.0,"sim_time":58.458647,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":35.651160000000004,"passed":1,"total":1,"percent":100.0},"spi_device_csr_rw":{"max_time":3.0,"sim_time":306.369253,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":4.0,"sim_time":411.173245,"passed":1,"total":1,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":3.0,"sim_time":58.458647,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":25,"total":27,"percent":92.5925925925926},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"spi_device_sec_cm":{"max_time":3.0,"sim_time":270.38311,"passed":1,"total":1,"percent":100.0},"spi_device_tl_intg_err":{"max_time":26.0,"sim_time":11885.124939,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"spi_device_tl_intg_err":{"max_time":26.0,"sim_time":11885.124939,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"coverage":{"code":{"block":98.33,"line_statement":98.75,"branch":96.96,"condition_expression":null,"toggle":72.75,"fsm":89.58},"assertion":95.4,"functional":73.86},"cov_report_page":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ1] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[*] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)":[{"name":"spi_device_mem_parity","qual_name":"0.spi_device_mem_parity.55751803619058149443707840484620648169190787520022427615831719180809410679581","seed":55751803619058149443707840484620648169190787520022427615831719180809410679581,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   4438463 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[994] not found within the scope .\n","UVM_ERROR @   4438463 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[994] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]}],"UVM_ERROR (spi_device_ram_cfg_vseq.sv:28) [spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (* [*] vs * [*])":[{"name":"spi_device_ram_cfg","qual_name":"0.spi_device_ram_cfg.30841089551490429237251757776771461535632833838637635648950687876645408993753","seed":30841089551490429237251757776771461535632833838637635648950687876645408993753,"line":85,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_ram_cfg/latest/run.log","log_context":["UVM_ERROR @   4460522 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x3a9 [1110101001] vs 0x0 [0]) \n","UVM_ERROR @   4513522 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x25b [1001011011] vs 0x0 [0]) \n","UVM_ERROR @   4522522 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0xe9 [11101001] vs 0x0 [0]) \n","UVM_ERROR @   4555522 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x2b5 [1010110101] vs 0x0 [0]) \n"]}]}},"passed":31,"total":33,"percent":93.93939393939394}