{"block":{"name":"dma","variant":null,"commit":"18abe523b2dd8071ed42b7b6cd05a84d0d428964","commit_short":"18abe52","dirty":true,"branch":"master","url":"https://github.com/lowRISC/opentitan/tree/18abe523b2dd8071ed42b7b6cd05a84d0d428964","revision_info":"GitHub Revision: [`18abe52`](https://github.com/lowrisc/opentitan/tree/18abe523b2dd8071ed42b7b6cd05a84d0d428964)"},"tool":{"name":"xcelium","version":"24.03-s007"},"timestamp":"2026-09-17T15:31:44Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/dma/data/dma_testplan.html","stages":{"V1":{"testpoints":{"dma_memory_smoke":{"tests":{"dma_memory_smoke":{"max_time":4.0,"sim_time":1191.382004,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_handshake_smoke":{"tests":{"dma_handshake_smoke":{"max_time":5.0,"sim_time":1129.011641,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_generic_smoke":{"tests":{"dma_generic_smoke":{"max_time":6.0,"sim_time":619.1893769999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"dma_csr_hw_reset":{"max_time":1.0,"sim_time":62.764254,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"dma_csr_rw":{"max_time":2.0,"sim_time":36.088108,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"dma_csr_bit_bash":{"max_time":6.0,"sim_time":903.6106530000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"dma_csr_aliasing":{"max_time":2.0,"sim_time":52.132084000000006,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"dma_csr_mem_rw_with_rand_reset":{"max_time":2.0,"sim_time":29.360526999999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"dma_csr_rw":{"max_time":2.0,"sim_time":36.088108,"passed":1,"total":1,"percent":100.0},"dma_csr_aliasing":{"max_time":2.0,"sim_time":52.132084000000006,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"V2":{"testpoints":{"dma_memory_region_lock":{"tests":{"dma_memory_region_lock":{"max_time":91.0,"sim_time":4962.839791,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_memory_tl_error":{"tests":{"dma_memory_stress":{"max_time":413.0,"sim_time":315386.00760799996,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_handshake_tl_error":{"tests":{"dma_handshake_stress":{"max_time":401.0,"sim_time":174428.256202,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_handshake_stress":{"tests":{"dma_handshake_stress":{"max_time":401.0,"sim_time":174428.256202,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_memory_stress":{"tests":{"dma_memory_stress":{"max_time":413.0,"sim_time":315386.00760799996,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_generic_stress":{"tests":{"dma_generic_stress":{"max_time":1155.0,"sim_time":953663.464811,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_handshake_mem_buffer_overflow":{"tests":{"dma_handshake_stress":{"max_time":401.0,"sim_time":174428.256202,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_abort":{"tests":{"dma_abort":{"max_time":6.0,"sim_time":441.641727,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dma_stress_all":{"tests":{"dma_stress_all":{"max_time":244.0,"sim_time":70564.641925,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"dma_alert_test":{"max_time":1.0,"sim_time":32.257889999999996,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"dma_intr_test":{"max_time":1.0,"sim_time":114.64994899999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"dma_tl_errors":{"max_time":3.0,"sim_time":89.276019,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"dma_tl_errors":{"max_time":3.0,"sim_time":89.276019,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"dma_csr_hw_reset":{"max_time":1.0,"sim_time":62.764254,"passed":1,"total":1,"percent":100.0},"dma_csr_rw":{"max_time":2.0,"sim_time":36.088108,"passed":1,"total":1,"percent":100.0},"dma_csr_aliasing":{"max_time":2.0,"sim_time":52.132084000000006,"passed":1,"total":1,"percent":100.0},"dma_same_csr_outstanding":{"max_time":2.0,"sim_time":22.800751,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"dma_csr_hw_reset":{"max_time":1.0,"sim_time":62.764254,"passed":1,"total":1,"percent":100.0},"dma_csr_rw":{"max_time":2.0,"sim_time":36.088108,"passed":1,"total":1,"percent":100.0},"dma_csr_aliasing":{"max_time":2.0,"sim_time":52.132084000000006,"passed":1,"total":1,"percent":100.0},"dma_same_csr_outstanding":{"max_time":2.0,"sim_time":22.800751,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":13,"total":13,"percent":100.0},"V2S":{"testpoints":{"dma_illegal_addr_range":{"tests":{"dma_mem_enabled":{"max_time":16.0,"sim_time":635.865268,"passed":1,"total":1,"percent":100.0},"dma_generic_stress":{"max_time":1155.0,"sim_time":953663.464811,"passed":1,"total":1,"percent":100.0},"dma_handshake_stress":{"max_time":401.0,"sim_time":174428.256202,"passed":1,"total":1,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_config_lock":{"tests":{"dma_config_lock":{"max_time":8.0,"sim_time":3600.589857,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_intg_err":{"tests":{"dma_tl_intg_err":{"max_time":3.0,"sim_time":126.47554799999999,"passed":1,"total":1,"percent":100.0},"dma_sec_cm":{"max_time":2.0,"sim_time":10.671279,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":6,"total":6,"percent":100.0},"unmapped":{"testpoints":{"Unmapped":{"tests":{"dma_short_transfer":{"max_time":179.0,"sim_time":14970.440574999999,"passed":1,"total":1,"percent":100.0},"dma_longer_transfer":{"max_time":5.0,"sim_time":232.585209,"passed":1,"total":1,"percent":100.0},"dma_stress_all_with_rand_reset":{"max_time":27.0,"sim_time":963.079105,"passed":0,"total":1,"percent":0.0}},"passed":2,"total":3,"percent":66.66666666666667}},"passed":2,"total":3,"percent":66.66666666666667}},"coverage":{"code":{"block":97.34,"line_statement":96.85,"branch":95.76,"condition_expression":null,"toggle":77.31,"fsm":92.96},"assertion":95.44,"functional":64.07},"cov_report_page":"/nightly/current_run/scratch/master/dma-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR @ *ps: (cip_base_vseq.sv:1297) [dma_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"dma_stress_all_with_rand_reset","qual_name":"0.dma_stress_all_with_rand_reset.108310221547627078326110124465076566738143136719302471805934098408532849821608","seed":108310221547627078326110124465076566738143136719302471805934098408532849821608,"line":141,"log_path":"/nightly/current_run/scratch/master/dma-sim-xcelium/0.dma_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @  963079105ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":24,"total":25,"percent":96.0}