{"block":{"name":"spi_device","variant":"1r1w","commit":"18abe523b2dd8071ed42b7b6cd05a84d0d428964","commit_short":"18abe52","dirty":true,"branch":"master","url":"https://github.com/lowRISC/opentitan/tree/18abe523b2dd8071ed42b7b6cd05a84d0d428964","revision_info":"GitHub Revision: [`18abe52`](https://github.com/lowrisc/opentitan/tree/18abe523b2dd8071ed42b7b6cd05a84d0d428964)"},"tool":{"name":"xcelium","version":"24.03-s007"},"timestamp":"2026-09-17T15:31:44Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/spi_device_1r1w/data/spi_device_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"spi_device_flash_and_tpm":{"max_time":118.0,"sim_time":8739.642694,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":34.734601000000005,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"spi_device_csr_rw":{"max_time":3.0,"sim_time":72.088962,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"spi_device_csr_bit_bash":{"max_time":12.0,"sim_time":267.56608,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"spi_device_csr_aliasing":{"max_time":2.0,"sim_time":87.816118,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"spi_device_csr_mem_rw_with_rand_reset":{"max_time":2.0,"sim_time":48.600926,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"spi_device_csr_rw":{"max_time":3.0,"sim_time":72.088962,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":2.0,"sim_time":87.816118,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"mem_walk":{"tests":{"spi_device_mem_walk":{"max_time":2.0,"sim_time":34.406125,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mem_partial_access":{"tests":{"spi_device_mem_partial_access":{"max_time":3.0,"sim_time":59.119761,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":8,"total":8,"percent":100.0},"V2":{"testpoints":{"csb_read":{"tests":{"spi_device_csb_read":{"max_time":1.0,"sim_time":71.781416,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mem_parity":{"tests":{"spi_device_mem_parity":{"max_time":1.0,"sim_time":1.523269,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"mem_cfg":{"tests":{"spi_device_ram_cfg":{"max_time":1.0,"sim_time":4.7869589999999995,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"tpm_read":{"tests":{"spi_device_tpm_rw":{"max_time":4.0,"sim_time":44.29585,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_write":{"tests":{"spi_device_tpm_rw":{"max_time":4.0,"sim_time":44.29585,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_hw_reg":{"tests":{"spi_device_tpm_read_hw_reg":{"max_time":11.0,"sim_time":2891.206384,"passed":1,"total":1,"percent":100.0},"spi_device_tpm_sts_read":{"max_time":2.0,"sim_time":57.669118000000005,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"tpm_fully_random_case":{"tests":{"spi_device_tpm_all":{"max_time":9.0,"sim_time":1097.656036,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"pass_cmd_filtering":{"tests":{"spi_device_pass_cmd_filtering":{"max_time":11.0,"sim_time":4199.108973,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":316.0,"sim_time":54531.722789,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"pass_addr_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":11.0,"sim_time":876.610134,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":316.0,"sim_time":54531.722789,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"pass_payload_translation":{"tests":{"spi_device_pass_addr_payload_swap":{"max_time":11.0,"sim_time":876.610134,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":316.0,"sim_time":54531.722789,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_info_slots":{"tests":{"spi_device_flash_all":{"max_time":316.0,"sim_time":54531.722789,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"cmd_read_status":{"tests":{"spi_device_intercept":{"max_time":7.0,"sim_time":553.645261,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":316.0,"sim_time":54531.722789,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_jedec":{"tests":{"spi_device_intercept":{"max_time":7.0,"sim_time":553.645261,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":316.0,"sim_time":54531.722789,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_sfdp":{"tests":{"spi_device_intercept":{"max_time":7.0,"sim_time":553.645261,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":316.0,"sim_time":54531.722789,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_fast_read":{"tests":{"spi_device_intercept":{"max_time":7.0,"sim_time":553.645261,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":316.0,"sim_time":54531.722789,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_read_pipeline":{"tests":{"spi_device_intercept":{"max_time":7.0,"sim_time":553.645261,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":316.0,"sim_time":54531.722789,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"flash_cmd_upload":{"tests":{"spi_device_upload":{"max_time":3.0,"sim_time":176.44850599999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_command":{"tests":{"spi_device_mailbox":{"max_time":72.0,"sim_time":12290.553414999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_cross_outside_command":{"tests":{"spi_device_mailbox":{"max_time":72.0,"sim_time":12290.553414999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"mailbox_cross_inside_command":{"tests":{"spi_device_mailbox":{"max_time":72.0,"sim_time":12290.553414999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"cmd_read_buffer":{"tests":{"spi_device_flash_mode":{"max_time":7.0,"sim_time":222.84720199999998,"passed":1,"total":1,"percent":100.0},"spi_device_read_buffer_direct":{"max_time":11.0,"sim_time":3381.782664,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"cmd_dummy_cycle":{"tests":{"spi_device_mailbox":{"max_time":72.0,"sim_time":12290.553414999998,"passed":1,"total":1,"percent":100.0},"spi_device_flash_all":{"max_time":316.0,"sim_time":54531.722789,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"quad_spi":{"tests":{"spi_device_flash_all":{"max_time":316.0,"sim_time":54531.722789,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"dual_spi":{"tests":{"spi_device_flash_all":{"max_time":316.0,"sim_time":54531.722789,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"4b_3b_feature":{"tests":{"spi_device_cfg_cmd":{"max_time":3.0,"sim_time":243.456044,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"write_enable_disable":{"tests":{"spi_device_cfg_cmd":{"max_time":3.0,"sim_time":243.456044,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"flash_mode_ignore_cmds":{"tests":{"spi_device_flash_mode_ignore_cmds":{"max_time":81.0,"sim_time":3429.529711,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"TPM_with_flash_or_passthrough_mode":{"tests":{"spi_device_flash_and_tpm":{"max_time":118.0,"sim_time":8739.642694,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tpm_and_flash_trans_with_min_inactive_time":{"tests":{"spi_device_flash_and_tpm_min_idle":{"max_time":540.0,"sim_time":68354.841878,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"stress_all":{"tests":{"spi_device_stress_all":{"max_time":856.0,"sim_time":106224.49005400001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"spi_device_alert_test":{"max_time":2.0,"sim_time":32.737572,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"spi_device_intr_test":{"max_time":1.0,"sim_time":17.407898,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"spi_device_tl_errors":{"max_time":3.0,"sim_time":383.96387599999997,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"spi_device_tl_errors":{"max_time":3.0,"sim_time":383.96387599999997,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":34.734601000000005,"passed":1,"total":1,"percent":100.0},"spi_device_csr_rw":{"max_time":3.0,"sim_time":72.088962,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":2.0,"sim_time":87.816118,"passed":1,"total":1,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":6.0,"sim_time":246.974573,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"spi_device_csr_hw_reset":{"max_time":2.0,"sim_time":34.734601000000005,"passed":1,"total":1,"percent":100.0},"spi_device_csr_rw":{"max_time":3.0,"sim_time":72.088962,"passed":1,"total":1,"percent":100.0},"spi_device_csr_aliasing":{"max_time":2.0,"sim_time":87.816118,"passed":1,"total":1,"percent":100.0},"spi_device_same_csr_outstanding":{"max_time":6.0,"sim_time":246.974573,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":25,"total":27,"percent":92.5925925925926},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"spi_device_sec_cm":{"max_time":4.0,"sim_time":1533.099181,"passed":1,"total":1,"percent":100.0},"spi_device_tl_intg_err":{"max_time":29.0,"sim_time":6283.306627,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"spi_device_tl_intg_err":{"max_time":29.0,"sim_time":6283.306627,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"coverage":{"code":{"block":98.35,"line_statement":98.77,"branch":97.01,"condition_expression":null,"toggle":72.61,"fsm":89.58},"assertion":95.4,"functional":67.39},"cov_report_page":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ1] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[*] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)":[{"name":"spi_device_mem_parity","qual_name":"0.spi_device_mem_parity.5920607405855186944914104999179826986747945662399692595278449355160884936842","seed":5920607405855186944914104999179826986747945662399692595278449355160884936842,"line":87,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_mem_parity/latest/run.log","log_context":["UVM_ERROR @   1186437 ps: (spi_device_mem_parity_vseq.sv:44) [uvm_test_top.env.virtual_sequencer.spi_device_mem_parity_vseq] Check failed (uvm_hdl_read(egress_path, mem_data))  \n","ERROR:          VHPI       NOTFOUND\n","         Name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[984] not found within the scope .\n","UVM_ERROR @   1186437 ps: (uvm_hdl_inca.c:743) [UVM/DPI/NOBJ2] name tb.dut.u_spid_dpram.gen_ram2p.u_memory_2p.u_mem.mem[984] cannot be resolved to a hdl object (vlog,vhdl,vlog-slice)\n"]}],"UVM_ERROR (spi_device_ram_cfg_vseq.sv:28) [spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (* [*] vs * [*])":[{"name":"spi_device_ram_cfg","qual_name":"0.spi_device_ram_cfg.98925836399025540986773357337684622769716983802512681219907263484851788387992","seed":98925836399025540986773357337684622769716983802512681219907263484851788387992,"line":85,"log_path":"/nightly/current_run/scratch/master/spi_device_1r1w-sim-xcelium/0.spi_device_ram_cfg/latest/run.log","log_context":["UVM_ERROR @   2423959 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x59 [1011001] vs 0x0 [0]) \n","UVM_ERROR @   2432959 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0xb0 [10110000] vs 0x0 [0]) \n","UVM_ERROR @   2499959 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x5b [1011011] vs 0x0 [0]) \n","UVM_ERROR @   2509959 ps: (spi_device_ram_cfg_vseq.sv:28) [uvm_test_top.env.virtual_sequencer.spi_device_ram_cfg_vseq] Check failed src_ram_cfg === egress_ram_cfg (0x3f5 [1111110101] vs 0x0 [0]) \n"]}]}},"passed":31,"total":33,"percent":93.93939393939394}