ENTROPY_SRC Simulation Results

Tuesday May 06 2025 18:31:39 UTC

GitHub Revision: b6a2634

Branch: master

Testplan

Simulator: XCELIUM

Test Results

Stage Name Tests Max Job Runtime Simulated Time Passing Total Pass Rate
V1 smoke entropy_src_smoke 5.000s 110.496us 1 1 100.00
V1 csr_hw_reset entropy_src_csr_hw_reset 4.000s 22.694us 1 1 100.00
V1 csr_rw entropy_src_csr_rw 4.000s 72.762us 1 1 100.00
V1 csr_bit_bash entropy_src_csr_bit_bash 12.000s 10.289ms 1 1 100.00
V1 csr_aliasing entropy_src_csr_aliasing 7.000s 378.457us 1 1 100.00
V1 csr_mem_rw_with_rand_reset entropy_src_csr_mem_rw_with_rand_reset 4.000s 21.839us 1 1 100.00
V1 regwen_csr_and_corresponding_lockable_csr entropy_src_csr_rw 4.000s 72.762us 1 1 100.00
entropy_src_csr_aliasing 7.000s 378.457us 1 1 100.00
V1 TOTAL 6 6 100.00
V2 firmware entropy_src_smoke 5.000s 110.496us 1 1 100.00
entropy_src_rng 4.000s 44.835us 0 1 0.00
entropy_src_fw_ov 4.750m 18.074ms 1 1 100.00
V2 firmware_mode entropy_src_fw_ov 4.750m 18.074ms 1 1 100.00
V2 rng_mode entropy_src_rng 4.000s 44.835us 0 1 0.00
V2 rng_max_rate entropy_src_rng_max_rate 5.000s 19.839us 0 1 0.00
V2 health_checks entropy_src_rng 4.000s 44.835us 0 1 0.00
V2 conditioning entropy_src_rng 4.000s 44.835us 0 1 0.00
V2 interrupts entropy_src_rng 4.000s 44.835us 0 1 0.00
entropy_src_intr 16.000s 3.189ms 1 1 100.00
V2 alerts entropy_src_rng 4.000s 44.835us 0 1 0.00
entropy_src_functional_alerts 5.000s 200.534us 1 1 100.00
V2 stress_all entropy_src_stress_all 1.417m 19.097ms 1 1 100.00
V2 functional_errors entropy_src_functional_errors 5.000s 65.745us 1 1 100.00
V2 firmware_ov_read_contiguous_data entropy_src_fw_ov_contiguous 12.000s 1.365ms 1 1 100.00
V2 intr_test entropy_src_intr_test 4.000s 18.242us 1 1 100.00
V2 alert_test entropy_src_alert_test 4.000s 24.185us 1 1 100.00
V2 tl_d_oob_addr_access entropy_src_tl_errors 5.000s 51.938us 1 1 100.00
V2 tl_d_illegal_access entropy_src_tl_errors 5.000s 51.938us 1 1 100.00
V2 tl_d_outstanding_access entropy_src_csr_hw_reset 4.000s 22.694us 1 1 100.00
entropy_src_csr_rw 4.000s 72.762us 1 1 100.00
entropy_src_csr_aliasing 7.000s 378.457us 1 1 100.00
entropy_src_same_csr_outstanding 4.000s 190.104us 1 1 100.00
V2 tl_d_partial_access entropy_src_csr_hw_reset 4.000s 22.694us 1 1 100.00
entropy_src_csr_rw 4.000s 72.762us 1 1 100.00
entropy_src_csr_aliasing 7.000s 378.457us 1 1 100.00
entropy_src_same_csr_outstanding 4.000s 190.104us 1 1 100.00
V2 TOTAL 10 12 83.33
V2S tl_intg_err entropy_src_sec_cm 5.000s 300.360us 1 1 100.00
entropy_src_tl_intg_err 5.000s 181.982us 1 1 100.00
V2S sec_cm_config_regwen entropy_src_rng 4.000s 44.835us 0 1 0.00
entropy_src_cfg_regwen 4.000s 21.021us 1 1 100.00
V2S sec_cm_config_mubi entropy_src_rng 4.000s 44.835us 0 1 0.00
V2S sec_cm_config_redun entropy_src_rng 4.000s 44.835us 0 1 0.00
V2S sec_cm_intersig_mubi entropy_src_rng 4.000s 44.835us 0 1 0.00
entropy_src_fw_ov 4.750m 18.074ms 1 1 100.00
V2S sec_cm_main_sm_fsm_sparse entropy_src_functional_errors 5.000s 65.745us 1 1 100.00
entropy_src_sec_cm 5.000s 300.360us 1 1 100.00
V2S sec_cm_ack_sm_fsm_sparse entropy_src_functional_errors 5.000s 65.745us 1 1 100.00
entropy_src_sec_cm 5.000s 300.360us 1 1 100.00
V2S sec_cm_rng_bkgn_chk entropy_src_rng 4.000s 44.835us 0 1 0.00
V2S sec_cm_fifo_ctr_redun entropy_src_functional_errors 5.000s 65.745us 1 1 100.00
entropy_src_sec_cm 5.000s 300.360us 1 1 100.00
V2S sec_cm_ctr_redun entropy_src_functional_errors 5.000s 65.745us 1 1 100.00
entropy_src_sec_cm 5.000s 300.360us 1 1 100.00
V2S sec_cm_ctr_local_esc entropy_src_functional_errors 5.000s 65.745us 1 1 100.00
V2S sec_cm_esfinal_rdata_bus_consistency entropy_src_functional_alerts 5.000s 200.534us 1 1 100.00
V2S sec_cm_tile_link_bus_integrity entropy_src_tl_intg_err 5.000s 181.982us 1 1 100.00
V2S TOTAL 3 3 100.00
V3 external_health_tests entropy_src_rng_with_xht_rsps 7.000s 216.302us 0 1 0.00
V3 TOTAL 0 1 0.00
TOTAL 19 22 86.36

Failure Buckets