bddb67a| Stage | Name | Tests | Max Job Runtime | Simulated Time | Passing | Total | Pass Rate |
|---|---|---|---|---|---|---|---|
| V1 | smoke | aon_timer_smoke | 1.300s | 648.657us | 1 | 1 | 100.00 |
| V1 | csr_hw_reset | aon_timer_csr_hw_reset | 0.660s | 866.612us | 1 | 1 | 100.00 |
| V1 | csr_rw | aon_timer_csr_rw | 0.720s | 511.395us | 1 | 1 | 100.00 |
| V1 | csr_bit_bash | aon_timer_csr_bit_bash | 8.720s | 13.856ms | 1 | 1 | 100.00 |
| V1 | csr_aliasing | aon_timer_csr_aliasing | 0.820s | 466.635us | 1 | 1 | 100.00 |
| V1 | csr_mem_rw_with_rand_reset | aon_timer_csr_mem_rw_with_rand_reset | 0.890s | 451.035us | 1 | 1 | 100.00 |
| V1 | regwen_csr_and_corresponding_lockable_csr | aon_timer_csr_rw | 0.720s | 511.395us | 1 | 1 | 100.00 |
| aon_timer_csr_aliasing | 0.820s | 466.635us | 1 | 1 | 100.00 | ||
| V1 | mem_walk | aon_timer_mem_walk | 0.660s | 327.650us | 1 | 1 | 100.00 |
| V1 | mem_partial_access | aon_timer_mem_partial_access | 0.720s | 520.553us | 1 | 1 | 100.00 |
| V1 | TOTAL | 8 | 8 | 100.00 | |||
| V2 | prescaler | aon_timer_prescaler | 20.255s | 0 | 1 | 0.00 | |
| V2 | jump | aon_timer_jump | 1.000s | 670.902us | 1 | 1 | 100.00 |
| V2 | stress_all | aon_timer_stress_all | 51.330s | 159.457ms | 1 | 1 | 100.00 |
| V2 | alert_test | aon_timer_alert_test | 0.810s | 512.099us | 1 | 1 | 100.00 |
| V2 | intr_test | aon_timer_intr_test | 0.840s | 277.168us | 1 | 1 | 100.00 |
| V2 | tl_d_oob_addr_access | aon_timer_tl_errors | 1.640s | 523.317us | 1 | 1 | 100.00 |
| V2 | tl_d_illegal_access | aon_timer_tl_errors | 1.640s | 523.317us | 1 | 1 | 100.00 |
| V2 | tl_d_outstanding_access | aon_timer_csr_hw_reset | 0.660s | 866.612us | 1 | 1 | 100.00 |
| aon_timer_csr_rw | 0.720s | 511.395us | 1 | 1 | 100.00 | ||
| aon_timer_csr_aliasing | 0.820s | 466.635us | 1 | 1 | 100.00 | ||
| aon_timer_same_csr_outstanding | 3.530s | 2.340ms | 1 | 1 | 100.00 | ||
| V2 | tl_d_partial_access | aon_timer_csr_hw_reset | 0.660s | 866.612us | 1 | 1 | 100.00 |
| aon_timer_csr_rw | 0.720s | 511.395us | 1 | 1 | 100.00 | ||
| aon_timer_csr_aliasing | 0.820s | 466.635us | 1 | 1 | 100.00 | ||
| aon_timer_same_csr_outstanding | 3.530s | 2.340ms | 1 | 1 | 100.00 | ||
| V2 | TOTAL | 6 | 7 | 85.71 | |||
| V2S | tl_intg_err | aon_timer_sec_cm | 4.410s | 4.054ms | 1 | 1 | 100.00 |
| aon_timer_tl_intg_err | 3.330s | 8.603ms | 1 | 1 | 100.00 | ||
| V2S | sec_cm_bus_integrity | aon_timer_tl_intg_err | 3.330s | 8.603ms | 1 | 1 | 100.00 |
| V2S | TOTAL | 2 | 2 | 100.00 | |||
| V3 | max_threshold | aon_timer_smoke_max_thold | 1.220s | 642.592us | 1 | 1 | 100.00 |
| V3 | min_threshold | aon_timer_smoke_min_thold | 1.120s | 549.408us | 1 | 1 | 100.00 |
| V3 | wkup_count_hi_cdc | aon_timer_wkup_count_cdc_hi | 1.710s | 3.846ms | 1 | 1 | 100.00 |
| V3 | custom_intr | aon_timer_custom_intr | 0.770s | 739.704us | 1 | 1 | 100.00 |
| V3 | alternating_on_off | aon_timer_alternating_enable_on_off | 10.710s | 4.346ms | 1 | 1 | 100.00 |
| V3 | stress_all_with_rand_reset | aon_timer_stress_all_with_rand_reset | 20.040s | 12.968ms | 1 | 1 | 100.00 |
| V3 | TOTAL | 6 | 6 | 100.00 | |||
| TOTAL | 22 | 23 | 95.65 |
Job returned non-zero exit code has 1 failures:
0.aon_timer_prescaler.32872817799554261417695995891329444773070712917666575810179445161415195051444
Log /nightly/current_run/scratch/master/aon_timer-sim-vcs/0.aon_timer_prescaler/latest/run.log
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64; Sep 18 18:34 2025
Feature removed during lmreread, or wrong
SERVER line hostid.
Check your license file.
Please contact VCS Customer Support at 1-800-VERILOG for more information.
make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:186: simulate] Error 255