{"block":{"name":"i2c","variant":null,"commit":"d315e4a036afd65b1948f982ebf324d16fde396c","commit_short":"d315e4a","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/d315e4a036afd65b1948f982ebf324d16fde396c","revision_info":"GitHub Revision: [`d315e4a`](https://github.com/lowrisc/opentitan/tree/d315e4a036afd65b1948f982ebf324d16fde396c)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-05-25T15:30:28Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/i2c/data/i2c_testplan.html","stages":{"V1":{"testpoints":{"host_smoke":{"tests":{"i2c_host_smoke":{"max_time":48.57,"sim_time":1547.2735630000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_smoke":{"tests":{"i2c_target_smoke":{"max_time":8.32,"sim_time":992.500681,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"i2c_csr_hw_reset":{"max_time":0.88,"sim_time":21.836422,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"i2c_csr_rw":{"max_time":0.73,"sim_time":68.55630000000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"i2c_csr_bit_bash":{"max_time":3.13,"sim_time":217.94387700000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"i2c_csr_aliasing":{"max_time":1.64,"sim_time":521.180899,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"i2c_csr_mem_rw_with_rand_reset":{"max_time":1.0,"sim_time":73.929676,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"i2c_csr_rw":{"max_time":0.73,"sim_time":68.55630000000001,"passed":1,"total":1,"percent":100.0},"i2c_csr_aliasing":{"max_time":1.64,"sim_time":521.180899,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":7,"total":7,"percent":100.0},"V2":{"testpoints":{"host_error_intr":{"tests":{"i2c_host_error_intr":{"max_time":1.31,"sim_time":76.77205599999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_stress_all":{"tests":{"i2c_host_stress_all":{"max_time":393.0,"sim_time":50017.973575,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_maxperf":{"tests":{"i2c_host_perf":{"max_time":16.87,"sim_time":20320.350322000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_override":{"tests":{"i2c_host_override":{"max_time":0.87,"sim_time":29.025444,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_fifo_watermark":{"tests":{"i2c_host_fifo_watermark":{"max_time":54.75,"sim_time":23337.991234,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_fifo_overflow":{"tests":{"i2c_host_fifo_overflow":{"max_time":117.15,"sim_time":2579.885636,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_fifo_reset":{"tests":{"i2c_host_fifo_reset_fmt":{"max_time":1.1,"sim_time":95.551042,"passed":1,"total":1,"percent":100.0},"i2c_host_fifo_fmt_empty":{"max_time":6.3,"sim_time":2149.092966,"passed":1,"total":1,"percent":100.0},"i2c_host_fifo_reset_rx":{"max_time":7.44,"sim_time":803.1111589999999,"passed":1,"total":1,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"host_fifo_full":{"tests":{"i2c_host_fifo_full":{"max_time":21.36,"sim_time":7820.778918999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_timeout":{"tests":{"i2c_host_stretch_timeout":{"max_time":24.46,"sim_time":862.8413939999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"i2c_host_mode_toggle":{"tests":{"i2c_host_mode_toggle":{"max_time":4.45,"sim_time":585.668466,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_glitch":{"tests":{"i2c_target_glitch":{"max_time":1.87,"sim_time":2637.1278780000002,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_stress_all":{"tests":{"i2c_target_stress_all":{"max_time":64.66,"sim_time":167047.125679,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_maxperf":{"tests":{"i2c_target_perf":{"max_time":3.94,"sim_time":526.6831,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_fifo_empty":{"tests":{"i2c_target_stress_rd":{"max_time":5.64,"sim_time":440.010134,"passed":1,"total":1,"percent":100.0},"i2c_target_intr_smoke":{"max_time":6.67,"sim_time":6477.048968,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"target_fifo_reset":{"tests":{"i2c_target_fifo_reset_acq":{"max_time":1.26,"sim_time":180.599851,"passed":1,"total":1,"percent":100.0},"i2c_target_fifo_reset_tx":{"max_time":0.85,"sim_time":156.265851,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"target_fifo_full":{"tests":{"i2c_target_stress_wr":{"max_time":51.71,"sim_time":40649.027645999995,"passed":1,"total":1,"percent":100.0},"i2c_target_stress_rd":{"max_time":5.64,"sim_time":440.010134,"passed":1,"total":1,"percent":100.0},"i2c_target_intr_stress_wr":{"max_time":9.29,"sim_time":5744.729276,"passed":1,"total":1,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"target_timeout":{"tests":{"i2c_target_timeout":{"max_time":5.39,"sim_time":10233.697732999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_clock_stretch":{"tests":{"i2c_target_stretch":{"max_time":1.65,"sim_time":10212.99438,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"bad_address":{"tests":{"i2c_target_bad_addr":{"max_time":3.85,"sim_time":623.115424,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_glitch":{"tests":{"i2c_target_hrst":{"max_time":10.3,"sim_time":10242.057352,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_fifo_watermark":{"tests":{"i2c_target_fifo_watermarks_acq":{"max_time":1.96,"sim_time":1195.6896100000001,"passed":1,"total":1,"percent":100.0},"i2c_target_fifo_watermarks_tx":{"max_time":1.44,"sim_time":146.804588,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"host_mode_config_perf":{"tests":{"i2c_host_perf":{"max_time":16.87,"sim_time":20320.350322000002,"passed":1,"total":1,"percent":100.0},"i2c_host_perf_precise":{"max_time":769.02,"sim_time":24419.815655000002,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"host_mode_clock_stretching":{"tests":{"i2c_host_stretch_timeout":{"max_time":24.46,"sim_time":862.8413939999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_tx_stretch_ctrl":{"tests":{"i2c_target_tx_stretch_ctrl":{"max_time":3.46,"sim_time":119.99038,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_nack_generation":{"tests":{"i2c_target_nack_acqfull":{"max_time":2.48,"sim_time":559.9658959999999,"passed":1,"total":1,"percent":100.0},"i2c_target_nack_acqfull_addr":{"max_time":2.57,"sim_time":684.96916,"passed":1,"total":1,"percent":100.0},"i2c_target_nack_txstretch":{"max_time":1.69,"sim_time":199.266741,"passed":0,"total":1,"percent":0.0}},"passed":2,"total":3,"percent":66.66666666666667},"host_mode_halt_on_nak":{"tests":{"i2c_host_may_nack":{"max_time":5.61,"sim_time":194.09782199999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_smbus_maxlen":{"tests":{"i2c_target_smbus_maxlen":{"max_time":1.68,"sim_time":857.612687,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"i2c_alert_test":{"max_time":0.95,"sim_time":34.456626,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"i2c_intr_test":{"max_time":0.68,"sim_time":15.783183999999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"i2c_tl_errors":{"max_time":1.88,"sim_time":77.364537,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"i2c_tl_errors":{"max_time":1.88,"sim_time":77.364537,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"i2c_csr_hw_reset":{"max_time":0.88,"sim_time":21.836422,"passed":1,"total":1,"percent":100.0},"i2c_csr_rw":{"max_time":0.73,"sim_time":68.55630000000001,"passed":1,"total":1,"percent":100.0},"i2c_csr_aliasing":{"max_time":1.64,"sim_time":521.180899,"passed":1,"total":1,"percent":100.0},"i2c_same_csr_outstanding":{"max_time":0.97,"sim_time":21.47348,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"i2c_csr_hw_reset":{"max_time":0.88,"sim_time":21.836422,"passed":1,"total":1,"percent":100.0},"i2c_csr_rw":{"max_time":0.73,"sim_time":68.55630000000001,"passed":1,"total":1,"percent":100.0},"i2c_csr_aliasing":{"max_time":1.64,"sim_time":521.180899,"passed":1,"total":1,"percent":100.0},"i2c_same_csr_outstanding":{"max_time":0.97,"sim_time":21.47348,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":37,"total":41,"percent":90.2439024390244},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"i2c_tl_intg_err":{"max_time":1.17,"sim_time":263.77196999999995,"passed":1,"total":1,"percent":100.0},"i2c_sec_cm":{"max_time":0.84,"sim_time":79.153822,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"i2c_tl_intg_err":{"max_time":1.17,"sim_time":263.77196999999995,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"V3":{"testpoints":{"host_stress_all_with_rand_reset":{"tests":{"i2c_host_stress_all_with_rand_reset":{"max_time":20.85,"sim_time":2872.582612,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_error_intr":{"tests":{"i2c_target_unexp_stop":{"max_time":0.88,"sim_time":57.049673000000006,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_stress_all_with_rand_reset":{"tests":{"i2c_target_stress_all_with_rand_reset":{"max_time":1.73,"sim_time":27.084076,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0}},"passed":0,"total":3,"percent":0.0}},"coverage":{"code":{"block":null,"line_statement":96.48,"branch":92.55,"condition_expression":87.07,"toggle":89.45,"fsm":44.05},"assertion":96.83,"functional":82.77},"cov_report_page":"/nightly/current_run/scratch/master/i2c-sim-vcs/cov_report/dashboard.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR sequencer [sequencer] get_next_item/try_next_item called twice without item_done or get in between":[{"name":"i2c_target_glitch","qual_name":"0.i2c_target_glitch.34240976178189289644949403872837137905066193002161787459573675526996092804974","seed":34240976178189289644949403872837137905066193002161787459573675526996092804974,"line":84,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_glitch/latest/run.log","log_context":["UVM_INFO @ 2637127878 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (i2c_base_vseq.sv:759) [process_txq] wait timeout occurred!":[{"name":"i2c_target_stretch","qual_name":"0.i2c_target_stretch.15011658685984752974450125464158253027023633936688966378370397448334137433461","seed":15011658685984752974450125464158253027023633936688966378370397448334137433461,"line":78,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_stretch/latest/run.log","log_context":["UVM_INFO @ 10212994380 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (i2c_base_vseq.sv:1474) [i2c_target_ack_stop_vseq] Check failed obs_intr_state[intr] == exp_val (* [*] vs * [*])":[{"name":"i2c_target_unexp_stop","qual_name":"0.i2c_target_unexp_stop.47981483350087493586227856989321078195233522606486106034007147665009167234220","seed":47981483350087493586227856989321078195233522606486106034007147665009167234220,"line":78,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_unexp_stop/latest/run.log","log_context":["UVM_INFO @  57049673 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (i2c_target_hrst_vseq.sv:107) [target_hrst_vseq] wait timeout occurred!":[{"name":"i2c_target_hrst","qual_name":"0.i2c_target_hrst.77815434659380616200929231855636434660563051334243869790414568749853173418705","seed":77815434659380616200929231855636434660563051334243869790414568749853173418705,"line":79,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_hrst/latest/run.log","log_context":["UVM_INFO @ 10242057352 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_vseq.sv:1286) [i2c_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"i2c_host_stress_all_with_rand_reset","qual_name":"0.i2c_host_stress_all_with_rand_reset.44888724615218760912479328526927357406100939958436235869535199186498527021908","seed":44888724615218760912479328526927357406100939958436235869535199186498527021908,"line":94,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_host_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 2872582612 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR sequencer [sequencer] Get_next_item called twice without item_done or get in between":[{"name":"i2c_target_stress_all_with_rand_reset","qual_name":"0.i2c_target_stress_all_with_rand_reset.81202237475781902110549425634556291240640372472938626035472768090879524357735","seed":81202237475781902110549425634556291240640372472938626035472768090879524357735,"line":85,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @  27084076 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (csr_utils_pkg.sv:456) [csr_utils_pkg::csr_rd_check.isolation_fork.unnamed$$_*] Check failed obs == exp (* [*] vs * [*]) Regname: i2c_reg_block.target_nack_count reset value: *":[{"name":"i2c_target_nack_txstretch","qual_name":"0.i2c_target_nack_txstretch.101300205758515693690737935679284669198162984913767945719132259735363551705770","seed":101300205758515693690737935679284669198162984913767945719132259735363551705770,"line":78,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_nack_txstretch/latest/run.log","log_context":["UVM_INFO @ 199266741 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":43,"total":50,"percent":86.0}