{"block":{"name":"chip","variant":null,"commit":"d967e2f66621cc3035b3ec4e27743a5ae6222efd","commit_short":"d967e2f","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/d967e2f66621cc3035b3ec4e27743a5ae6222efd","revision_info":"GitHub Revision: [`d967e2f`](https://github.com/lowrisc/opentitan/tree/d967e2f66621cc3035b3ec4e27743a5ae6222efd)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-05-27T15:30:30Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/top_earlgrey/data/chip_testplan.html","stages":{"unmapped":{"testpoints":{"Unmapped":{"tests":{"chip_csr_bit_bash":{"max_time":553.57,"sim_time":7513.453316,"passed":1,"total":1,"percent":100.0},"chip_csr_aliasing":{"max_time":4929.95,"sim_time":37578.028584,"passed":1,"total":1,"percent":100.0},"chip_same_csr_outstanding":{"max_time":2892.51,"sim_time":30604.939515000002,"passed":1,"total":1,"percent":100.0},"chip_sw_example_flash":{"max_time":130.34,"sim_time":3260.654556,"passed":1,"total":1,"percent":100.0},"chip_sw_example_rom":{"max_time":74.14,"sim_time":1846.477524,"passed":1,"total":1,"percent":100.0},"chip_sw_example_manufacturer":{"max_time":215.02,"sim_time":3553.457904,"passed":1,"total":1,"percent":100.0},"chip_sw_example_concurrency":{"max_time":178.34,"sim_time":3162.969544,"passed":1,"total":1,"percent":100.0},"chip_sival_flash_info_access":{"max_time":187.1,"sim_time":3144.514575,"passed":1,"total":1,"percent":100.0},"chip_sw_all_escalation_resets":{"max_time":398.66,"sim_time":5424.745940000001,"passed":1,"total":1,"percent":100.0},"chip_sw_rstmgr_rst_cnsty_escalation":{"max_time":18.62,"sim_time":10.340001,"passed":0,"total":1,"percent":0.0},"chip_sw_data_integrity_escalation":{"max_time":424.6,"sim_time":4922.328195,"passed":1,"total":1,"percent":100.0},"chip_sw_sleep_pin_mio_dio_val":{"max_time":159.72,"sim_time":3353.3540150000003,"passed":1,"total":1,"percent":100.0},"chip_sw_sleep_pin_wake":{"max_time":157.26,"sim_time":3156.982398,"passed":1,"total":1,"percent":100.0},"chip_sw_sleep_pin_retention":{"max_time":225.77,"sim_time":4211.836936,"passed":1,"total":1,"percent":100.0},"chip_sw_sleep_pwm_pulses":{"max_time":733.52,"sim_time":9465.204373,"passed":1,"total":1,"percent":100.0},"chip_sw_pattgen_ios":{"max_time":218.19,"sim_time":3074.765699,"passed":1,"total":1,"percent":100.0},"chip_sw_uart_tx_rx":{"max_time":399.36,"sim_time":4577.745605,"passed":1,"total":1,"percent":100.0},"chip_sw_uart_tx_rx_idx1":{"max_time":374.21,"sim_time":3948.782998,"passed":1,"total":1,"percent":100.0},"chip_sw_uart_tx_rx_idx2":{"max_time":397.68,"sim_time":4447.43938,"passed":1,"total":1,"percent":100.0},"chip_sw_uart_tx_rx_idx3":{"max_time":420.66,"sim_time":4684.898106,"passed":1,"total":1,"percent":100.0},"chip_sw_uart_tx_rx_bootstrap":{"max_time":7915.15,"sim_time":63103.427185,"passed":1,"total":1,"percent":100.0},"chip_sw_usbdev_vbus":{"max_time":171.42,"sim_time":2737.18775,"passed":1,"total":1,"percent":100.0},"chip_sw_usbdev_dpi":{"max_time":1928.0199999999998,"sim_time":12291.959083,"passed":1,"total":1,"percent":100.0},"chip_sw_usbdev_pullup":{"max_time":155.2,"sim_time":2610.6844730000003,"passed":1,"total":1,"percent":100.0},"chip_sw_usbdev_aon_pullup":{"max_time":288.83,"sim_time":3777.15229,"passed":1,"total":1,"percent":100.0},"chip_sw_usbdev_setuprx":{"max_time":352.46,"sim_time":3799.5688480000003,"passed":1,"total":1,"percent":100.0},"chip_sw_usbdev_config_host":{"max_time":1005.6199999999999,"sim_time":8321.801604,"passed":1,"total":1,"percent":100.0},"chip_sw_usbdev_pincfg":{"max_time":5605.28,"sim_time":32347.859497,"passed":1,"total":1,"percent":100.0},"chip_sw_usbdev_stream":{"max_time":2783.58,"sim_time":18954.455916000003,"passed":1,"total":1,"percent":100.0},"chip_sw_usbdev_toggle_restore":{"max_time":178.85,"sim_time":3099.2252200000003,"passed":1,"total":1,"percent":100.0},"chip_sw_inject_scramble_seed":{"max_time":7529.700000000001,"sim_time":57995.15687,"passed":1,"total":1,"percent":100.0},"chip_sw_exit_test_unlocked_bootstrap":{"max_time":7419.62,"sim_time":55964.073520000005,"passed":1,"total":1,"percent":100.0},"chip_sw_uart_rand_baudrate":{"max_time":384.76,"sim_time":3950.54206,"passed":1,"total":1,"percent":100.0},"chip_sw_uart_tx_rx_alt_clk_freq":{"max_time":1091.69,"sim_time":9176.693365000001,"passed":1,"total":1,"percent":100.0},"chip_sw_uart_tx_rx_alt_clk_freq_low_speed":{"max_time":337.49,"sim_time":4146.805323,"passed":1,"total":1,"percent":100.0},"chip_sw_i2c_host_tx_rx":{"max_time":342.93,"sim_time":4774.7747309999995,"passed":1,"total":1,"percent":100.0},"chip_sw_i2c_host_tx_rx_idx1":{"max_time":421.25,"sim_time":5583.559813,"passed":1,"total":1,"percent":100.0},"chip_sw_i2c_host_tx_rx_idx2":{"max_time":383.61,"sim_time":5411.54556,"passed":1,"total":1,"percent":100.0},"chip_sw_i2c_device_tx_rx":{"max_time":308.49,"sim_time":4034.378416,"passed":1,"total":1,"percent":100.0},"chip_sw_spi_device_tpm":{"max_time":184.47,"sim_time":3327.281963,"passed":1,"total":1,"percent":100.0},"chip_sw_spi_host_tx_rx":{"max_time":213.42,"sim_time":2784.114215,"passed":1,"total":1,"percent":100.0},"chip_sw_spi_device_pinmux_sleep_retention":{"max_time":152.35,"sim_time":3912.357265,"passed":1,"total":1,"percent":100.0},"chip_sw_spi_device_pass_through":{"max_time":214.89,"sim_time":3599.2368939999997,"passed":1,"total":1,"percent":100.0},"chip_sw_spi_device_pass_through_collision":{"max_time":158.77,"sim_time":3519.915928,"passed":0,"total":1,"percent":0.0},"chip_sw_gpio":{"max_time":298.76,"sim_time":4101.463199,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_ops":{"max_time":409.59,"sim_time":4026.6293629999996,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_ops_jitter_en":{"max_time":405.63,"sim_time":4526.608172,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_lc_rw_en":{"max_time":161.04,"sim_time":3520.596555,"passed":0,"total":1,"percent":0.0},"chip_sw_flash_ctrl_access":{"max_time":609.37,"sim_time":5550.678791,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_access_jitter_en":{"max_time":598.34,"sim_time":6052.602153,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_idle_low_power":{"max_time":240.49,"sim_time":3381.887292,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_init":{"max_time":1122.05,"sim_time":18222.018215,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_rma_unlocked":{"max_time":3569.15,"sim_time":44642.019256,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_clock_freqs":{"max_time":563.12,"sim_time":5167.262408,"passed":1,"total":1,"percent":100.0},"chip_sw_kmac_entropy":{"max_time":968.5100000000001,"sim_time":7141.055928000001,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_ctrl_otp_hw_cfg0":{"max_time":188.58,"sim_time":2776.5741519999997,"passed":1,"total":1,"percent":100.0},"chip_sw_otp_ctrl_lc_signals_test_unlocked0":{"max_time":182.3,"sim_time":2566.031512,"passed":1,"total":1,"percent":100.0},"chip_sw_otp_ctrl_lc_signals_dev":{"max_time":555.45,"sim_time":8164.264827,"passed":1,"total":1,"percent":100.0},"chip_sw_otp_ctrl_lc_signals_prod":{"max_time":467.27,"sim_time":6315.018921,"passed":1,"total":1,"percent":100.0},"chip_sw_otp_ctrl_lc_signals_rma":{"max_time":448.25,"sim_time":7451.212275000001,"passed":0,"total":1,"percent":0.0},"chip_sw_otp_ctrl_vendor_test_csr_access":{"max_time":157.54,"sim_time":2659.410449,"passed":1,"total":1,"percent":100.0},"chip_sw_otp_ctrl_escalation":{"max_time":222.95,"sim_time":3120.319744,"passed":0,"total":1,"percent":0.0},"chip_sw_otp_ctrl_dai_lock":{"max_time":811.63,"sim_time":7392.65417,"passed":1,"total":1,"percent":100.0},"chip_sw_otp_ctrl_rot_auth_config":{"max_time":5.01,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"chip_sw_otp_ctrl_ecc_error_vendor_test":{"max_time":145.32,"sim_time":2760.158657,"passed":1,"total":1,"percent":100.0},"chip_sw_otp_ctrl_descrambling":{"max_time":243.02,"sim_time":3255.283754,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_ctrl_transition":{"max_time":1036.88,"sim_time":26069.155125,"passed":0,"total":1,"percent":0.0},"chip_sw_lc_ctrl_rma_to_scrap":{"max_time":143.92,"sim_time":3927.903926,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_ctrl_raw_to_scrap":{"max_time":90.14,"sim_time":3022.019938,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_ctrl_test_locked0_to_scrap":{"max_time":98.38,"sim_time":2955.490494,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_ctrl_rand_to_scrap":{"max_time":94.46,"sim_time":2667.8574219999996,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_walkthrough_dev":{"max_time":615.28,"sim_time":10492.616942,"passed":0,"total":1,"percent":0.0},"chip_sw_lc_walkthrough_prod":{"max_time":655.83,"sim_time":8035.3723119999995,"passed":0,"total":1,"percent":0.0},"chip_sw_lc_walkthrough_prodend":{"max_time":524.81,"sim_time":8582.448012,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_ctrl_volatile_raw_unlock":{"max_time":75.22,"sim_time":2248.940227,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_ctrl_volatile_raw_unlock_ext_clk_48mhz":{"max_time":65.97,"sim_time":2656.211245,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_walkthrough_rma":{"max_time":997.99,"sim_time":25850.084688000003,"passed":0,"total":1,"percent":0.0},"chip_sw_lc_walkthrough_testunlocks":{"max_time":897.09,"sim_time":26255.503943,"passed":0,"total":1,"percent":0.0},"chip_sw_rstmgr_sw_req":{"max_time":269.97,"sim_time":5044.634442,"passed":1,"total":1,"percent":100.0},"chip_sw_rstmgr_sw_rst":{"max_time":125.02999999999999,"sim_time":2160.21745,"passed":1,"total":1,"percent":100.0},"chip_sw_rstmgr_alert_info":{"max_time":1113.76,"sim_time":11351.960088,"passed":1,"total":1,"percent":100.0},"chip_sw_rstmgr_cpu_info":{"max_time":522.31,"sim_time":7248.9408140000005,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_full_aon_reset":{"max_time":76.63,"sim_time":2562.547867,"passed":0,"total":1,"percent":0.0},"chip_sw_pwrmgr_main_power_glitch_reset":{"max_time":304.96,"sim_time":5422.656404,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_sysrst_ctrl_reset":{"max_time":633.19,"sim_time":6066.039823,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_all_reset_reqs":{"max_time":998.4600000000002,"sim_time":12708.297638,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_random_sleep_all_reset_reqs":{"max_time":1355.38,"sim_time":19578.004767000002,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_deep_sleep_all_reset_reqs":{"max_time":238.27,"sim_time":5100.34,"passed":0,"total":1,"percent":0.0},"chip_sw_pwrmgr_normal_sleep_all_reset_reqs":{"max_time":958.39,"sim_time":13255.590315,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_deep_sleep_por_reset":{"max_time":376.57,"sim_time":6761.2033839999995,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_normal_sleep_por_reset":{"max_time":391.47,"sim_time":6148.4348279999995,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_sleep_power_glitch_reset":{"max_time":153.02,"sim_time":3430.83412,"passed":0,"total":1,"percent":0.0},"chip_sw_pwrmgr_deep_sleep_power_glitch_reset":{"max_time":384.8,"sim_time":8096.538651999999,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_random_sleep_power_glitch_reset":{"max_time":1692.79,"sim_time":28382.848,"passed":0,"total":1,"percent":0.0},"chip_sw_pwrmgr_sleep_disabled":{"max_time":220.5,"sim_time":2738.063068,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_usb_clk_disabled_when_active":{"max_time":302.64,"sim_time":5026.957756,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_timer_irq":{"max_time":149.2,"sim_time":2841.721575,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_timer_systick_test":{"max_time":5738.97,"sim_time":38674.17436,"passed":1,"total":1,"percent":100.0},"chip_sw_sysrst_ctrl_inputs":{"max_time":180.28,"sim_time":3091.619925,"passed":1,"total":1,"percent":100.0},"chip_sw_sysrst_ctrl_in_irq":{"max_time":319.62,"sim_time":4469.057627,"passed":1,"total":1,"percent":100.0},"chip_sw_sysrst_ctrl_ulp_z3_wakeup":{"max_time":350.16,"sim_time":6632.715968,"passed":1,"total":1,"percent":100.0},"chip_sw_sysrst_ctrl_reset":{"max_time":916.99,"sim_time":21778.2147,"passed":1,"total":1,"percent":100.0},"chip_sw_sysrst_ctrl_outputs":{"max_time":207.54,"sim_time":3917.598047,"passed":1,"total":1,"percent":100.0},"chip_sw_sysrst_ctrl_ec_rst_l":{"max_time":2530.75,"sim_time":19959.170899999997,"passed":1,"total":1,"percent":100.0},"chip_sw_aon_timer_irq":{"max_time":230.61,"sim_time":3964.930834,"passed":1,"total":1,"percent":100.0},"chip_sw_aon_timer_sleep_wdog_sleep_pause":{"max_time":291.1,"sim_time":6353.173964,"passed":1,"total":1,"percent":100.0},"chip_sw_aon_timer_wdog_bite_reset":{"max_time":544.23,"sim_time":8934.1975,"passed":0,"total":1,"percent":0.0},"chip_sw_pwrmgr_wdog_reset":{"max_time":412.52,"sim_time":5388.794,"passed":1,"total":1,"percent":100.0},"chip_sw_aon_timer_wdog_lc_escalate":{"max_time":368.74,"sim_time":5185.540893,"passed":1,"total":1,"percent":100.0},"chip_sw_adc_ctrl_sleep_debug_cable_wakeup":{"max_time":3092.28,"sim_time":34684.570795,"passed":0,"total":1,"percent":0.0},"chip_sw_otbn_randomness":{"max_time":565.21,"sim_time":6754.6079819999995,"passed":1,"total":1,"percent":100.0},"chip_sw_otbn_ecdsa_op_irq":{"max_time":3702.57,"sim_time":16935.105754,"passed":1,"total":1,"percent":100.0},"chip_sw_otbn_ecdsa_op_irq_jitter_en":{"max_time":3742.92,"sim_time":19352.796496,"passed":1,"total":1,"percent":100.0},"chip_sw_otbn_mem_scramble":{"max_time":248.56,"sim_time":3542.414821,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_core_ibex_rnd":{"max_time":522.7,"sim_time":5000.181522,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_core_ibex_nmi_irq":{"max_time":511.68,"sim_time":5080.985014000001,"passed":1,"total":1,"percent":100.0},"chip_sw_aes_enc":{"max_time":161.64,"sim_time":2597.2674559999996,"passed":1,"total":1,"percent":100.0},"chip_sw_aes_enc_jitter_en":{"max_time":180.56,"sim_time":2865.781517,"passed":1,"total":1,"percent":100.0},"chip_sw_aes_idle":{"max_time":204.33,"sim_time":3127.768267,"passed":1,"total":1,"percent":100.0},"chip_sw_aes_masking_off":{"max_time":170.03,"sim_time":3141.666914,"passed":1,"total":1,"percent":100.0},"chip_sw_alert_test":{"max_time":194.69,"sim_time":3111.2209900000003,"passed":0,"total":1,"percent":0.0},"chip_sw_alert_handler_escalation":{"max_time":374.25,"sim_time":5050.883834,"passed":1,"total":1,"percent":100.0},"chip_sw_alert_handler_ping_timeout":{"max_time":336.41,"sim_time":5488.5996780000005,"passed":1,"total":1,"percent":100.0},"chip_sw_alert_handler_ping_ok":{"max_time":748.6,"sim_time":8782.220650000001,"passed":1,"total":1,"percent":100.0},"chip_sw_alert_handler_reverse_ping_in_deep_sleep":{"max_time":8018.439999999999,"sim_time":255465.31504,"passed":1,"total":1,"percent":100.0},"chip_sw_alert_handler_lpg_sleep_mode_alerts":{"max_time":136.86,"sim_time":2817.286048,"passed":0,"total":1,"percent":0.0},"chip_sw_alert_handler_lpg_sleep_mode_pings":{"max_time":14400.160041898489,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"chip_sw_alert_handler_lpg_clkoff":{"max_time":1060.2,"sim_time":8358.125165,"passed":1,"total":1,"percent":100.0},"chip_sw_alert_handler_lpg_reset_toggle":{"max_time":731.64,"sim_time":6082.220139999999,"passed":1,"total":1,"percent":100.0},"chip_sw_alert_handler_entropy":{"max_time":223.06,"sim_time":3605.137664,"passed":1,"total":1,"percent":100.0},"chip_sw_aes_entropy":{"max_time":179.69,"sim_time":3339.983142,"passed":1,"total":1,"percent":100.0},"chip_sw_entropy_src_kat_test":{"max_time":135.6,"sim_time":2664.719732,"passed":1,"total":1,"percent":100.0},"chip_sw_edn_auto_mode":{"max_time":967.22,"sim_time":6655.59719,"passed":1,"total":1,"percent":100.0},"chip_sw_edn_boot_mode":{"max_time":310.89,"sim_time":2960.480952,"passed":1,"total":1,"percent":100.0},"chip_sw_edn_kat":{"max_time":224.1,"sim_time":2326.18098,"passed":1,"total":1,"percent":100.0},"chip_sw_edn_sw_mode":{"max_time":1445.08,"sim_time":9993.693009999999,"passed":1,"total":1,"percent":100.0},"chip_sw_csrng_lc_hw_debug_en_test":{"max_time":565.36,"sim_time":7121.159071,"passed":1,"total":1,"percent":100.0},"chip_sw_csrng_edn_concurrency":{"max_time":3465.62,"sim_time":19902.94292,"passed":1,"total":1,"percent":100.0},"chip_sw_csrng_kat_test":{"max_time":162.25,"sim_time":2725.717956,"passed":1,"total":1,"percent":100.0},"chip_sw_csrng_fuse_en_sw_app_read_test":{"max_time":184.98,"sim_time":3422.5851519999997,"passed":0,"total":1,"percent":0.0},"chip_sw_entropy_src_ast_rng_req":{"max_time":179.11,"sim_time":2976.16014,"passed":1,"total":1,"percent":100.0},"chip_sw_entropy_src_csrng":{"max_time":2172.16,"sim_time":24153.110322,"passed":1,"total":1,"percent":100.0},"chip_sw_edn_entropy_reqs":{"max_time":818.35,"sim_time":7640.530682,"passed":1,"total":1,"percent":100.0},"chip_sw_edn_entropy_reqs_jitter":{"max_time":805.88,"sim_time":7609.183216,"passed":1,"total":1,"percent":100.0},"chip_sw_hmac_enc":{"max_time":190.81,"sim_time":3289.8824720000002,"passed":1,"total":1,"percent":100.0},"chip_sw_hmac_enc_jitter_en":{"max_time":166.94,"sim_time":3353.8730290000003,"passed":1,"total":1,"percent":100.0},"chip_sw_hmac_enc_idle":{"max_time":231.63,"sim_time":3358.618559,"passed":1,"total":1,"percent":100.0},"chip_sw_hmac_oneshot":{"max_time":1182.07,"sim_time":9205.456752,"passed":1,"total":1,"percent":100.0},"chip_sw_hmac_multistream":{"max_time":731.32,"sim_time":5536.1225,"passed":1,"total":1,"percent":100.0},"chip_sw_keymgr_key_derivation":{"max_time":953.73,"sim_time":9056.8669,"passed":1,"total":1,"percent":100.0},"chip_sw_keymgr_key_derivation_prod":{"max_time":1800.84,"sim_time":12424.384616000001,"passed":1,"total":1,"percent":100.0},"chip_sw_keymgr_key_derivation_jitter_en":{"max_time":1431.03,"sim_time":10679.136946,"passed":1,"total":1,"percent":100.0},"chip_sw_keymgr_sideload_kmac":{"max_time":1357.26,"sim_time":11427.20275,"passed":1,"total":1,"percent":100.0},"chip_sw_keymgr_sideload_aes":{"max_time":1285.85,"sim_time":9320.270217,"passed":1,"total":1,"percent":100.0},"chip_sw_keymgr_sideload_otbn":{"max_time":3256.41,"sim_time":16187.723712,"passed":1,"total":1,"percent":100.0},"chip_sw_kmac_mode_cshake":{"max_time":167.6,"sim_time":2823.4089679999997,"passed":1,"total":1,"percent":100.0},"chip_sw_kmac_mode_kmac":{"max_time":210.65,"sim_time":3318.935005,"passed":1,"total":1,"percent":100.0},"chip_sw_kmac_mode_kmac_jitter_en":{"max_time":206.26,"sim_time":3257.1735,"passed":1,"total":1,"percent":100.0},"chip_sw_kmac_app_rom":{"max_time":136.77,"sim_time":2693.756812,"passed":1,"total":1,"percent":100.0},"chip_sw_kmac_idle":{"max_time":156.69,"sim_time":2744.865544,"passed":1,"total":1,"percent":100.0},"chip_sw_rom_ctrl_integrity_check":{"max_time":366.26,"sim_time":9366.168291,"passed":1,"total":1,"percent":100.0},"chip_sw_sram_ctrl_scrambled_access":{"max_time":369.15,"sim_time":5027.007786,"passed":1,"total":1,"percent":100.0},"chip_sw_sram_ctrl_scrambled_access_jitter_en":{"max_time":373.58,"sim_time":4882.9877209999995,"passed":1,"total":1,"percent":100.0},"chip_sw_sram_ctrl_execution_main":{"max_time":573.17,"sim_time":8338.22873,"passed":1,"total":1,"percent":100.0},"chip_sw_sleep_sram_ret_contents_no_scramble":{"max_time":597.67,"sim_time":8975.598738,"passed":1,"total":1,"percent":100.0},"chip_sw_sleep_sram_ret_contents_scramble":{"max_time":566.77,"sim_time":9415.479038000001,"passed":1,"total":1,"percent":100.0},"chip_sw_sensor_ctrl_alert":{"max_time":696.95,"sim_time":6996.305048,"passed":1,"total":1,"percent":100.0},"chip_sw_sensor_ctrl_status":{"max_time":146.94,"sim_time":3501.33785,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_sleep_sensor_ctrl_alert_wakeup":{"max_time":258.31,"sim_time":5144.3507070000005,"passed":1,"total":1,"percent":100.0},"chip_sw_coremark":{"max_time":9973.34,"sim_time":71437.47324400001,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_b2b_sleep_reset_req":{"max_time":2054.49,"sim_time":25205.707688000002,"passed":1,"total":1,"percent":100.0},"chip_tl_errors":{"max_time":76.39,"sim_time":2634.257605,"passed":0,"total":1,"percent":0.0},"chip_prim_tl_access":{"max_time":325.5,"sim_time":9792.600960000002,"passed":1,"total":1,"percent":100.0},"chip_plic_all_irqs_0":{"max_time":577.45,"sim_time":5470.152977,"passed":1,"total":1,"percent":100.0},"chip_plic_all_irqs_10":{"max_time":288.44,"sim_time":3510.5748620000004,"passed":1,"total":1,"percent":100.0},"chip_plic_all_irqs_20":{"max_time":439.98,"sim_time":4549.83958,"passed":1,"total":1,"percent":100.0},"chip_sw_plic_sw_irq":{"max_time":167.13,"sim_time":3173.07362,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_off_peri":{"max_time":877.1,"sim_time":12009.712150000001,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_off_aes_trans":{"max_time":308.85,"sim_time":4378.20362,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_off_hmac_trans":{"max_time":320.97,"sim_time":4556.37656,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_off_kmac_trans":{"max_time":260.21,"sim_time":4222.061218999999,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_off_otbn_trans":{"max_time":281.33,"sim_time":4688.222408,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_external_clk_src_for_lc":{"max_time":272.54,"sim_time":6505.360456,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_external_clk_src_for_sw_fast_test_unlocked0":{"max_time":383.75,"sim_time":4244.161752,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_external_clk_src_for_sw_slow_test_unlocked0":{"max_time":386.3,"sim_time":5008.963094,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_external_clk_src_for_sw_fast_dev":{"max_time":375.13,"sim_time":3959.5526,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_external_clk_src_for_sw_slow_dev":{"max_time":392.61,"sim_time":4925.378928,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_external_clk_src_for_sw_fast_rma":{"max_time":381.61,"sim_time":4386.677132,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_external_clk_src_for_sw_slow_rma":{"max_time":429.38,"sim_time":5363.122946,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_reset_frequency":{"max_time":233.05,"sim_time":3014.837784,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_jitter_frequency":{"max_time":238.82,"sim_time":3230.174986,"passed":0,"total":1,"percent":0.0},"chip_sw_clkmgr_jitter":{"max_time":139.39,"sim_time":2516.6918029999997,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_sleep_frequency":{"max_time":343.49,"sim_time":4449.609677,"passed":1,"total":1,"percent":100.0},"chip_jtag_csr_rw":{"max_time":1156.23,"sim_time":14813.035515000001,"passed":1,"total":1,"percent":100.0},"chip_jtag_mem_access":{"max_time":924.67,"sim_time":14358.702288,"passed":1,"total":1,"percent":100.0},"chip_sw_ast_clk_outputs":{"max_time":691.66,"sim_time":8291.958848,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_ctrl_program_error":{"max_time":391.02,"sim_time":4568.24785,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_normal_sleep_all_wake_ups":{"max_time":257.58,"sim_time":7063.3106,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_lowpower_cancel":{"max_time":218.1,"sim_time":3706.69598,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_deep_sleep_all_wake_ups":{"max_time":1065.38,"sim_time":25265.713035999997,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_random_sleep_all_wake_ups":{"max_time":811.27,"sim_time":27441.590111999998,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_sleep_wake_5_bug":{"max_time":9.384784553200006,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"chip_sw_pwrmgr_sensor_ctrl_deep_sleep_wake_up":{"max_time":258.69,"sim_time":6088.78742,"passed":1,"total":1,"percent":100.0},"chip_rv_dm_ndm_reset_req":{"max_time":359.72,"sim_time":4625.115165,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_dm_ndm_reset_req_when_cpu_halted":{"max_time":206.18,"sim_time":3039.8963799999997,"passed":0,"total":1,"percent":0.0},"chip_sw_rv_dm_access_after_wakeup":{"max_time":364.78,"sim_time":7282.938861,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_dm_access_after_escalation_reset":{"max_time":377.98,"sim_time":5740.756061,"passed":1,"total":1,"percent":100.0},"chip_tap_straps_dev":{"max_time":177.25,"sim_time":4552.140927,"passed":1,"total":1,"percent":100.0},"chip_tap_straps_testunlock0":{"max_time":91.03,"sim_time":2049.954752,"passed":1,"total":1,"percent":100.0},"chip_tap_straps_rma":{"max_time":348.64,"sim_time":6274.253766,"passed":1,"total":1,"percent":100.0},"chip_tap_straps_prod":{"max_time":78.43,"sim_time":2493.1830019999998,"passed":1,"total":1,"percent":100.0},"chip_rv_dm_lc_disabled":{"max_time":255.75999999999996,"sim_time":8162.124112999999,"passed":0,"total":1,"percent":0.0},"chip_sw_rv_core_ibex_address_translation":{"max_time":188.79,"sim_time":3255.953144,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_core_ibex_lockstep_glitch":{"max_time":108.75,"sim_time":2720.425131,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_core_ibex_icache_invalidate":{"max_time":163.9,"sim_time":3005.617549,"passed":1,"total":1,"percent":100.0},"chip_sw_usb_ast_clk_calib":{"max_time":226.43,"sim_time":3709.294621,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_crash_alert":{"max_time":377.94,"sim_time":5796.149780000001,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_write_clear":{"max_time":238.35,"sim_time":2894.129416,"passed":1,"total":1,"percent":100.0},"chip_padctrl_attributes":{"max_time":263.41,"sim_time":5566.5614000000005,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_jitter_reduced_freq":{"max_time":167.21,"sim_time":2837.233275,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_ops_jitter_en_reduced_freq":{"max_time":396.28,"sim_time":4484.517967,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_access_jitter_en_reduced_freq":{"max_time":636.64,"sim_time":7286.583726,"passed":1,"total":1,"percent":100.0},"chip_sw_otbn_ecdsa_op_irq_jitter_en_reduced_freq":{"max_time":3980.01,"sim_time":25246.565004,"passed":1,"total":1,"percent":100.0},"chip_sw_aes_enc_jitter_en_reduced_freq":{"max_time":200.1,"sim_time":3589.4155210000004,"passed":1,"total":1,"percent":100.0},"chip_sw_hmac_enc_jitter_en_reduced_freq":{"max_time":170.39,"sim_time":3430.543925,"passed":1,"total":1,"percent":100.0},"chip_sw_keymgr_key_derivation_jitter_en_reduced_freq":{"max_time":649.44,"sim_time":7919.471018,"passed":1,"total":1,"percent":100.0},"chip_sw_kmac_mode_kmac_jitter_en_reduced_freq":{"max_time":175.57,"sim_time":2756.6882020000003,"passed":1,"total":1,"percent":100.0},"chip_sw_sram_ctrl_scrambled_access_jitter_en_reduced_freq":{"max_time":414.85,"sim_time":5758.126757,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_init_reduced_freq":{"max_time":1096.15,"sim_time":19256.606907,"passed":1,"total":1,"percent":100.0},"chip_sw_csrng_edn_concurrency_reduced_freq":{"max_time":2015.08,"sim_time":15579.577684,"passed":1,"total":1,"percent":100.0},"chip_sw_power_idle_load":{"max_time":189.63,"sim_time":2858.252,"passed":0,"total":1,"percent":0.0},"chip_sw_power_sleep_load":{"max_time":197.04,"sim_time":3027.104,"passed":0,"total":1,"percent":0.0},"chip_sw_ast_clk_rst_inputs":{"max_time":1605.07,"sim_time":14833.964045,"passed":0,"total":1,"percent":0.0},"chip_sw_power_virus":{"max_time":1023.14,"sim_time":6346.966525999999,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_scrambling_smoketest":{"max_time":136.76,"sim_time":2614.945302,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_mem_protection":{"max_time":560.03,"sim_time":5197.082885,"passed":1,"total":1,"percent":100.0},"ate_bootstrap_flash_erase":{"max_time":562.87,"sim_time":10010.380001,"passed":0,"total":1,"percent":0.0},"ate_bootstrap_one_frame":{"max_time":6376.41,"sim_time":45785.459743,"passed":1,"total":1,"percent":100.0},"ate_bootstrap_disjoint":{"max_time":10261.1,"sim_time":84004.155086,"passed":1,"total":1,"percent":100.0},"rom_e2e_smoke":{"max_time":3200.2,"sim_time":15365.057196,"passed":1,"total":1,"percent":100.0},"rom_e2e_shutdown_exception_c":{"max_time":3111.55,"sim_time":14682.287156,"passed":1,"total":1,"percent":100.0},"rom_e2e_shutdown_output":{"max_time":2611.69,"sim_time":26399.752467,"passed":1,"total":1,"percent":100.0},"rom_e2e_boot_policy_valid_a_good_b_good_test_unlocked0":{"max_time":50.542281463742256,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_good_b_good_dev":{"max_time":12.230840403586626,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_good_b_good_prod":{"max_time":16.68695043027401,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_good_b_good_prod_end":{"max_time":16.72445467673242,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_good_b_good_rma":{"max_time":14.684171790257096,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_good_b_bad_test_unlocked0":{"max_time":142.7410115264356,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_good_b_bad_dev":{"max_time":79.44078868813813,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_good_b_bad_prod":{"max_time":61.82843912765384,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_good_b_bad_prod_end":{"max_time":34.55267467722297,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_good_b_bad_rma":{"max_time":30.73319637402892,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_bad_b_good_test_unlocked0":{"max_time":63.91538089700043,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_bad_b_good_dev":{"max_time":192.21464378573,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_bad_b_good_prod":{"max_time":73.39056205563247,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_bad_b_good_prod_end":{"max_time":64.50209053233266,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_bad_b_good_rma":{"max_time":76.21872593648732,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_bad_test_unlocked0":{"max_time":19.38,"sim_time":10.320001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_bad_dev":{"max_time":23.18,"sim_time":10.260001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_bad_prod":{"max_time":20.3,"sim_time":10.120001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_bad_prod_end":{"max_time":20.24,"sim_time":10.240001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_bad_rma":{"max_time":23.81,"sim_time":10.280001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_nothing_test_unlocked0":{"max_time":21.22,"sim_time":10.340001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_nothing_dev":{"max_time":20.34,"sim_time":10.300001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_nothing_prod":{"max_time":20.07,"sim_time":10.380001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_nothing_prod_end":{"max_time":28.32,"sim_time":10.240001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_nothing_rma":{"max_time":22.06,"sim_time":10.100001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_nothing_b_bad_test_unlocked0":{"max_time":19.78,"sim_time":10.240001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_nothing_b_bad_dev":{"max_time":20.47,"sim_time":10.360001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_nothing_b_bad_prod":{"max_time":20.1,"sim_time":10.120001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_nothing_b_bad_prod_end":{"max_time":20.09,"sim_time":10.260001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_nothing_b_bad_rma":{"max_time":20.22,"sim_time":10.300001,"passed":0,"total":1,"percent":0.0},"rom_e2e_asm_init_test_unlocked0":{"max_time":186.20082345604897,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_asm_init_dev":{"max_time":14.244046442210674,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_asm_init_prod":{"max_time":7.807597395032644,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_asm_init_prod_end":{"max_time":72.74720404483378,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_asm_init_rma":{"max_time":86.18272202461958,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_jtag_debug_test_unlocked0":{"max_time":205.18,"sim_time":4707.918417000001,"passed":0,"total":1,"percent":0.0},"rom_e2e_jtag_debug_dev":{"max_time":208.04,"sim_time":5126.306625,"passed":0,"total":1,"percent":0.0},"rom_e2e_jtag_debug_rma":{"max_time":449.74,"sim_time":7370.303825,"passed":0,"total":1,"percent":0.0},"rom_e2e_jtag_inject_test_unlocked0":{"max_time":77.77,"sim_time":3202.689011,"passed":0,"total":1,"percent":0.0},"rom_e2e_jtag_inject_dev":{"max_time":54.87,"sim_time":2339.987625,"passed":0,"total":1,"percent":0.0},"rom_e2e_jtag_inject_rma":{"max_time":73.46,"sim_time":2721.4776770000003,"passed":0,"total":1,"percent":0.0},"rom_e2e_static_critical":{"max_time":3345.37,"sim_time":15857.807546,"passed":1,"total":1,"percent":100.0},"rom_e2e_keymgr_init_rom_ext_meas":{"max_time":5756.07,"sim_time":29254.1016,"passed":1,"total":1,"percent":100.0},"rom_e2e_keymgr_init_rom_ext_no_meas":{"max_time":3190.91,"sim_time":16765.162673,"passed":0,"total":1,"percent":0.0},"rom_e2e_keymgr_init_rom_ext_invalid_meas":{"max_time":5928.47,"sim_time":28083.674775,"passed":1,"total":1,"percent":100.0},"rom_volatile_raw_unlock":{"max_time":108.17662432044744,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_raw_unlock":{"max_time":120.61984532885252,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_self_hash":{"max_time":49.352336674928665,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_keymgr_functest":{"max_time":335.03,"sim_time":4492.266208,"passed":0,"total":1,"percent":0.0},"chip_sw_aes_smoketest":{"max_time":157.18,"sim_time":3115.013953,"passed":1,"total":1,"percent":100.0},"chip_sw_aon_timer_smoketest":{"max_time":186.43,"sim_time":3077.93684,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_smoketest":{"max_time":172.96,"sim_time":2781.201588,"passed":1,"total":1,"percent":100.0},"chip_sw_csrng_smoketest":{"max_time":139.15,"sim_time":2796.359242,"passed":1,"total":1,"percent":100.0},"chip_sw_entropy_src_smoketest":{"max_time":787.2,"sim_time":6444.006161,"passed":1,"total":1,"percent":100.0},"chip_sw_gpio_smoketest":{"max_time":204.91,"sim_time":3366.303875,"passed":1,"total":1,"percent":100.0},"chip_sw_hmac_smoketest":{"max_time":235.88,"sim_time":3513.489973,"passed":1,"total":1,"percent":100.0},"chip_sw_kmac_smoketest":{"max_time":192.2,"sim_time":2899.123892,"passed":1,"total":1,"percent":100.0},"chip_sw_otbn_smoketest":{"max_time":1330.39,"sim_time":9499.38543,"passed":1,"total":1,"percent":100.0},"chip_sw_otp_ctrl_smoketest":{"max_time":194.12,"sim_time":3681.2542540000004,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_smoketest":{"max_time":237.15,"sim_time":5355.131286000001,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_usbdev_smoketest":{"max_time":348.73,"sim_time":6858.32445,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_plic_smoketest":{"max_time":130.75,"sim_time":2873.609337,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_timer_smoketest":{"max_time":154.13,"sim_time":2587.88697,"passed":1,"total":1,"percent":100.0},"chip_sw_rstmgr_smoketest":{"max_time":118.88,"sim_time":2959.497455,"passed":1,"total":1,"percent":100.0},"chip_sw_sram_ctrl_smoketest":{"max_time":140.36,"sim_time":2436.699396,"passed":1,"total":1,"percent":100.0},"chip_sw_uart_smoketest":{"max_time":146.03,"sim_time":2956.45437,"passed":1,"total":1,"percent":100.0},"xbar_smoke":{"max_time":7.22,"sim_time":230.873354,"passed":1,"total":1,"percent":100.0},"xbar_smoke_zero_delays":{"max_time":4.58,"sim_time":45.108418,"passed":1,"total":1,"percent":100.0},"xbar_smoke_large_delays":{"max_time":56.42,"sim_time":8704.410242,"passed":1,"total":1,"percent":100.0},"xbar_smoke_slow_rsp":{"max_time":60.4,"sim_time":5810.533912999999,"passed":1,"total":1,"percent":100.0},"xbar_random":{"max_time":34.8,"sim_time":1386.2428659999998,"passed":1,"total":1,"percent":100.0},"xbar_random_zero_delays":{"max_time":28.67,"sim_time":468.274479,"passed":1,"total":1,"percent":100.0},"xbar_random_large_delays":{"max_time":104.88,"sim_time":16209.518500000002,"passed":1,"total":1,"percent":100.0},"xbar_random_slow_rsp":{"max_time":159.92,"sim_time":16283.053373999997,"passed":1,"total":1,"percent":100.0},"xbar_access_same_device":{"max_time":32.63,"sim_time":580.175139,"passed":1,"total":1,"percent":100.0},"xbar_access_same_device_slow_rsp":{"max_time":393.32,"sim_time":43053.069417000006,"passed":1,"total":1,"percent":100.0},"xbar_same_source":{"max_time":12.04,"sim_time":333.649136,"passed":1,"total":1,"percent":100.0},"xbar_error_random":{"max_time":26.56,"sim_time":1194.027965,"passed":1,"total":1,"percent":100.0},"xbar_unmapped_addr":{"max_time":7.3,"sim_time":64.09674199999999,"passed":1,"total":1,"percent":100.0},"xbar_error_and_unmapped_addr":{"max_time":14.76,"sim_time":493.666625,"passed":1,"total":1,"percent":100.0},"xbar_stress_all":{"max_time":244.77999999999997,"sim_time":10958.225994999999,"passed":1,"total":1,"percent":100.0},"xbar_stress_all_with_rand_reset":{"max_time":601.58,"sim_time":10519.903447,"passed":1,"total":1,"percent":100.0},"xbar_stress_all_with_error":{"max_time":137.91,"sim_time":5352.556268,"passed":1,"total":1,"percent":100.0},"xbar_stress_all_with_reset_error":{"max_time":376.6,"sim_time":11159.308433,"passed":1,"total":1,"percent":100.0},"chip_csr_hw_reset":{"max_time":281.7,"sim_time":6418.350767,"passed":1,"total":1,"percent":100.0},"chip_csr_rw":{"max_time":507.38,"sim_time":5947.151005,"passed":1,"total":1,"percent":100.0},"chip_csr_mem_rw_with_rand_reset":{"max_time":338.82,"sim_time":6634.09544,"passed":1,"total":1,"percent":100.0}},"passed":253,"total":329,"percent":76.89969604863222}},"passed":253,"total":329,"percent":76.89969604863222}},"coverage":{"code":{"block":null,"line_statement":94.44,"branch":94.16,"condition_expression":90.17,"toggle":91.25,"fsm":57.14},"assertion":97.37,"functional":53.71},"cov_report_page":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/cov_report/dashboard.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_FATAL @ * us: (sec_cm_pkg.sv:48) [sec_cm_pkg::find_sec_cm_if_proxy] no proxy with path *rstmgr_aon.u_d0_spi_host*.leaf_rst_path":[{"name":"chip_sw_rstmgr_rst_cnsty_escalation","qual_name":"0.chip_sw_rstmgr_rst_cnsty_escalation.49430803854518352854755804057006941202641957444547139761228689728392988672501","seed":49430803854518352854755804057006941202641957444547139761228689728392988672501,"line":301,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_rstmgr_rst_cnsty_escalation/latest/run.log","log_context":["UVM_INFO @  10.340001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (sw_logger_if.sv:526) [spi_passthrough_test_sim_dv(sw/device/tests/sim_dv/spi_passthrough_test.c:382)] CHECK-fail: irq == kDtSpiDeviceIrqUploadCmdfifoNotEmpty":[{"name":"chip_sw_spi_device_pass_through_collision","qual_name":"0.chip_sw_spi_device_pass_through_collision.84275257007420146495194441372878795475442873421963226345907871350500770176552","seed":84275257007420146495194441372878795475442873421963226345907871350500770176552,"line":327,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_spi_device_pass_through_collision/latest/run.log","log_context":["UVM_INFO @ 3519.915928 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (sw_logger_if.sv:526) [flash_ctrl_lc_rw_en_test_sim_dv(sw/device/lib/testing/test_framework/ottf_alerts.c:172)] ERROR: Alert * is asserted but not expected":[{"name":"chip_sw_flash_ctrl_lc_rw_en","qual_name":"0.chip_sw_flash_ctrl_lc_rw_en.96426029110277240830646877151820318917089817645446760247033551940489646679634","seed":96426029110277240830646877151820318917089817645446760247033551940489646679634,"line":309,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_flash_ctrl_lc_rw_en/latest/run.log","log_context":["UVM_INFO @ 3520.596555 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (sw_logger_if.sv:526) [otp_ctrl_lc_signals_test_sim_dv(sw/device/lib/testing/otp_ctrl_testutils.c:39)] Expected a DAI error for access to *":[{"name":"chip_sw_otp_ctrl_lc_signals_rma","qual_name":"0.chip_sw_otp_ctrl_lc_signals_rma.25684830125735459439981894086009691930419832056585255895070881730237496270388","seed":25684830125735459439981894086009691930419832056585255895070881730237496270388,"line":342,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_otp_ctrl_lc_signals_rma/latest/run.log","log_context":["UVM_INFO @ 7451.212275 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"Offending '(!$fell(lc_ctrl_pkg::lc_tx_test_true_strict(lc_init_done_o)))'":[{"name":"chip_sw_otp_ctrl_escalation","qual_name":"0.chip_sw_otp_ctrl_escalation.17168126594476990544456849554845398563228633070763022555312083031786805976475","seed":17168126594476990544456849554845398563228633070763022555312083031786805976475,"line":316,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_otp_ctrl_escalation/latest/run.log","log_context":["UVM_ERROR @ 3120.319744 us: (lc_ctrl.sv:884) [ASSERT FAILED] LcInitDoneSticky_A\n","UVM_INFO @ 3120.319744 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]},{"name":"chip_sw_csrng_fuse_en_sw_app_read_test","qual_name":"0.chip_sw_csrng_fuse_en_sw_app_read_test.84360249279176278033662893928829986110740109415222784206316088300186177991235","seed":84360249279176278033662893928829986110740109415222784206316088300186177991235,"line":312,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_csrng_fuse_en_sw_app_read_test/latest/run.log","log_context":["UVM_ERROR @ 3422.585152 us: (lc_ctrl.sv:884) [ASSERT FAILED] LcInitDoneSticky_A\n","UVM_INFO @ 3422.585152 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}],"UVM_FATAL @ * us: (mem_bkdr_util.sv:658) [mem_bkdr_util[Otp]] file otp_img_test_unlocked0_manuf_empty.*.vmem could not be opened for r mode":[{"name":"chip_sw_otp_ctrl_rot_auth_config","qual_name":"0.chip_sw_otp_ctrl_rot_auth_config.89298493707957890993738284726240831621166088267020366791306763627819623291993","seed":89298493707957890993738284726240831621166088267020366791306763627819623291993,"line":282,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_otp_ctrl_rot_auth_config/latest/run.log","log_context":["UVM_INFO @   0.000000 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ * us: (chip_sw_base_vseq.sv:864) virtual_sequencer [chip_sw_lc_ctrl_transition_vseq] max attempt reached to get lc status LcExtClockSwitched!":[{"name":"chip_sw_lc_ctrl_transition","qual_name":"0.chip_sw_lc_ctrl_transition.36327221263529523793625277727683949671727689268553965166608824031966614199039","seed":36327221263529523793625277727683949671727689268553965166608824031966614199039,"line":305,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_lc_ctrl_transition/latest/run.log","log_context":["UVM_INFO @ 26069.155125 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (sw_logger_if.sv:526) [lc_walkthrough_test_sim_dv(sw/device/lib/testing/test_framework/ottf_alerts.c:172)] ERROR: Alert * is asserted but not expected":[{"name":"chip_sw_lc_walkthrough_dev","qual_name":"0.chip_sw_lc_walkthrough_dev.17375444366650092909267551800293103259021970230174111014162514667905163031939","seed":17375444366650092909267551800293103259021970230174111014162514667905163031939,"line":369,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_lc_walkthrough_dev/latest/run.log","log_context":["UVM_INFO @ 10492.616942 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"chip_sw_lc_walkthrough_prod","qual_name":"0.chip_sw_lc_walkthrough_prod.29341513425914020248312538560600645981334440074382944969301562687375474255374","seed":29341513425914020248312538560600645981334440074382944969301562687375474255374,"line":369,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_lc_walkthrough_prod/latest/run.log","log_context":["UVM_INFO @ 8035.372312 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ * us: (chip_sw_base_vseq.sv:864) virtual_sequencer [chip_sw_lc_walkthrough_vseq] max attempt reached to get lc status LcExtClockSwitched!":[{"name":"chip_sw_lc_walkthrough_rma","qual_name":"0.chip_sw_lc_walkthrough_rma.35564145407988438477916784505894478996307700996227309440867031089401785841663","seed":35564145407988438477916784505894478996307700996227309440867031089401785841663,"line":308,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_lc_walkthrough_rma/latest/run.log","log_context":["UVM_INFO @ 25850.084688 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ * us: (chip_sw_base_vseq.sv:864) virtual_sequencer [chip_sw_lc_walkthrough_testunlocks_vseq] max attempt reached to get lc status LcExtClockSwitched!":[{"name":"chip_sw_lc_walkthrough_testunlocks","qual_name":"0.chip_sw_lc_walkthrough_testunlocks.56589576787256345985343782754032383029992936893653911468188766142026114644082","seed":56589576787256345985343782754032383029992936893653911468188766142026114644082,"line":304,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_lc_walkthrough_testunlocks/latest/run.log","log_context":["UVM_INFO @ 26255.503943 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"Offending '((~rst_ni) === (~seed_en_q))'":[{"name":"chip_sw_pwrmgr_full_aon_reset","qual_name":"0.chip_sw_pwrmgr_full_aon_reset.27990777085952242531357891817362357069632842028604652468499195877959447478834","seed":27990777085952242531357891817362357069632842028604652468499195877959447478834,"line":303,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_pwrmgr_full_aon_reset/latest/run.log","log_context":["UVM_ERROR @ 2562.547867 us: (otbn_rnd.sv:233) [ASSERT FAILED] UrndNoReseedOnReset_A\n","UVM_INFO @ 2562.547867 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}],"Offending '(rstreqs[*] && (reset_cause == HwReq))'":[{"name":"chip_sw_pwrmgr_deep_sleep_all_reset_reqs","qual_name":"0.chip_sw_pwrmgr_deep_sleep_all_reset_reqs.20396889525542224305895353130349050129775158758069796876418714555690932590919","seed":20396889525542224305895353130349050129775158758069796876418714555690932590919,"line":314,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_pwrmgr_deep_sleep_all_reset_reqs/latest/run.log","log_context":["UVM_ERROR @ 5100.340000 us: (pwrmgr_rstreqs_sva_if.sv:49) [ASSERT FAILED] HwResetOn_A\n","UVM_INFO @ 5100.340000 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]},{"name":"chip_sw_pwrmgr_random_sleep_power_glitch_reset","qual_name":"0.chip_sw_pwrmgr_random_sleep_power_glitch_reset.66877064356870283983330570895660512497296353366875982863671139226374470266292","seed":66877064356870283983330570895660512497296353366875982863671139226374470266292,"line":422,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_pwrmgr_random_sleep_power_glitch_reset/latest/run.log","log_context":["UVM_ERROR @ 28382.848000 us: (pwrmgr_rstreqs_sva_if.sv:49) [ASSERT FAILED] HwResetOn_A\n","UVM_INFO @ 28382.848000 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]},{"name":"chip_sw_aon_timer_wdog_bite_reset","qual_name":"0.chip_sw_aon_timer_wdog_bite_reset.49683826686679814461145460960539232982627998310768490191292627421018239650598","seed":49683826686679814461145460960539232982627998310768490191292627421018239650598,"line":319,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_aon_timer_wdog_bite_reset/latest/run.log","log_context":["UVM_ERROR @ 8934.197500 us: (pwrmgr_rstreqs_sva_if.sv:49) [ASSERT FAILED] HwResetOn_A\n","UVM_INFO @ 8934.197500 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}],"Offending '(!$fell((pwrmgr_data_o.done == MuBi4True)))'":[{"name":"chip_sw_pwrmgr_sleep_power_glitch_reset","qual_name":"0.chip_sw_pwrmgr_sleep_power_glitch_reset.30944636209641615199261100555029963833301703765444361782322553455057223805439","seed":30944636209641615199261100555029963833301703765444361782322553455057223805439,"line":313,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_pwrmgr_sleep_power_glitch_reset/latest/run.log","log_context":["UVM_ERROR @ 3430.834120 us: (rom_ctrl.sv:577) [ASSERT FAILED] PwrmgrDataChk_A\n","UVM_INFO @ 3430.834120 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}],"UVM_ERROR @ * us: (chip_sw_base_vseq.sv:322) virtual_sequencer [chip_sw_adc_ctrl_sleep_debug_cable_wakeup_vseq] SW TEST TIMED OUT. STATE: SwTestStatusInTest, TIMEOUT = * ns":[{"name":"chip_sw_adc_ctrl_sleep_debug_cable_wakeup","qual_name":"0.chip_sw_adc_ctrl_sleep_debug_cable_wakeup.103734974769064025671804929602124770889629312623576754210203883809046218197719","seed":103734974769064025671804929602124770889629312623576754210203883809046218197719,"line":332,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_adc_ctrl_sleep_debug_cable_wakeup/latest/run.log","log_context":["\n","UVM_INFO @ 34684.570795 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}],"UVM_ERROR @ * us: (sw_logger_if.sv:526) [alert_test_sim_dv(hw/top_earlgrey/sw/autogen/tests/alert_test.c:307)] CHECK-fail: Expect alert *!":[{"name":"chip_sw_alert_test","qual_name":"0.chip_sw_alert_test.110074038028380378133011219934973441694567361472390385407353368355505697130261","seed":110074038028380378133011219934973441694567361472390385407353368355505697130261,"line":307,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_alert_test/latest/run.log","log_context":["UVM_INFO @ 3111.220990 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (sw_logger_if.sv:526) [alert_handler_lpg_sleep_mode_alerts_test_sim_dv(sw/device/lib/testing/ret_sram_testutils.c:67)] CHECK-fail: testing_utilities != ((void*)0)":[{"name":"chip_sw_alert_handler_lpg_sleep_mode_alerts","qual_name":"0.chip_sw_alert_handler_lpg_sleep_mode_alerts.55120854327509172844041434963711412176321322559948643328663302904397096560906","seed":55120854327509172844041434963711412176321322559948643328663302904397096560906,"line":308,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_alert_handler_lpg_sleep_mode_alerts/latest/run.log","log_context":["UVM_INFO @ 2817.286048 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"Job timed out after * minutes":[{"name":"chip_sw_alert_handler_lpg_sleep_mode_pings","qual_name":"0.chip_sw_alert_handler_lpg_sleep_mode_pings.78612978877893437121959814196162526381936779889347595224966372267654770248496","seed":78612978877893437121959814196162526381936779889347595224966372267654770248496,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_alert_handler_lpg_sleep_mode_pings/latest/run.log","log_context":[]}],"UVM_ERROR @ * us: (cip_base_scoreboard.sv:575) scoreboard [scoreboard] On interface chip_reg_block, item had unexpected d_error value(predicted *, but saw *).":[{"name":"chip_tl_errors","qual_name":"0.chip_tl_errors.18657231918890341827319230578706717083507526942635271550762448884720374380156","seed":18657231918890341827319230578706717083507526942635271550762448884720374380156,"line":217,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_tl_errors/latest/run.log","log_context":[" TL item was: req: (cip_tl_seq_item@38500) { a_addr: 'h104b8  a_data: 'h3dbf7c1b  a_mask: 'hf  a_size: 'h2  a_param: 'h0  a_source: 'h3b  a_opcode: 'h4  a_user: 'h18de5  d_param: 'h0  d_source: 'h3b  d_data: 'h0  d_size: 'h2  d_opcode: 'h1  d_error: 'h0  d_sink: 'h0  d_user: 'hd2a  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{\"Fetch from CSR\"} .\n","UVM_INFO @ 2634.257605 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]}],"UVM_ERROR @ * us: (sw_logger_if.sv:526) [clkmgr_jitter_frequency_test_sim_dv(sw/device/lib/testing/test_framework/ottf_alerts.c:172)] ERROR: Alert * is asserted but not expected":[{"name":"chip_sw_clkmgr_jitter_frequency","qual_name":"0.chip_sw_clkmgr_jitter_frequency.63777127027630993992024929881205517119844477252445971649621196477899143383645","seed":63777127027630993992024929881205517119844477252445971649621196477899143383645,"line":343,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_clkmgr_jitter_frequency/latest/run.log","log_context":["UVM_INFO @ 3230.174986 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"Some pass patterns missing: ['^TEST PASSED (UVM_)?CHECKS$']":[{"name":"chip_sw_pwrmgr_sleep_wake_5_bug","qual_name":"0.chip_sw_pwrmgr_sleep_wake_5_bug.49208869985676527833970160468357396683403132494573198000035213144457254230664","seed":49208869985676527833970160468357396683403132494573198000035213144457254230664,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_pwrmgr_sleep_wake_5_bug/latest/run.log","log_context":["---- STDOUT ----\n","\n","---- STDERR ----\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/tests:pwrmgr_sleep_wake_5_bug_test_sim_dv': no such target '//sw/device/tests:pwrmgr_sleep_wake_5_bug_test_sim_dv': target 'pwrmgr_sleep_wake_5_bug_test_sim_dv' not declared in package 'sw/device/tests' defined by /nightly/current_run/opentitan/sw/device/tests/BUILD\n","ERROR: no such target '//sw/device/tests:pwrmgr_sleep_wake_5_bug_test_sim_dv': target 'pwrmgr_sleep_wake_5_bug_test_sim_dv' not declared in package 'sw/device/tests' defined by /nightly/current_run/opentitan/sw/device/tests/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_good_test_unlocked0","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_good_test_unlocked0.23760623113511833128479042543232836088998631553564153543506639957345378104234","seed":23760623113511833128479042543232836088998631553564153543506639957345378104234,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_good_test_unlocked0/latest/run.log","log_context":["\n","---- STDERR ----\n","Another command (pid=359503) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_good_dev","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_good_dev.29241370267644630680798096274039395571521982124940058366330279391188835707874","seed":29241370267644630680798096274039395571521982124940058366330279391188835707874,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_good_dev/latest/run.log","log_context":["Another command (pid=556407) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=548958) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=460256) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_good_prod","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_good_prod.61727666146105715775819157314512590409903402228185338960948314967680028783409","seed":61727666146105715775819157314512590409903402228185338960948314967680028783409,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_good_prod/latest/run.log","log_context":["Another command (pid=398275) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=547655) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=564026) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_good_prod_end","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_good_prod_end.95468771510573705003010235895702470054926582292752912399096593772505805125923","seed":95468771510573705003010235895702470054926582292752912399096593772505805125923,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_good_prod_end/latest/run.log","log_context":["Another command (pid=547655) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=558743) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=570615) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_good_rma","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_good_rma.72128165217945573192271939297600657552669241352384430883645901594965579116502","seed":72128165217945573192271939297600657552669241352384430883645901594965579116502,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_good_rma/latest/run.log","log_context":["Another command (pid=440250) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=558463) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=398275) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_bad_test_unlocked0","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_bad_test_unlocked0.80008033608389614940686290931459072529030565297636669127610011074147543394524","seed":80008033608389614940686290931459072529030565297636669127610011074147543394524,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_bad_test_unlocked0/latest/run.log","log_context":["Another command (pid=398275) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=565856) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=547655) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_bad_dev","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_bad_dev.16084291583421389221095101086177477273133549906272268979231485822002328990253","seed":16084291583421389221095101086177477273133549906272268979231485822002328990253,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_bad_dev/latest/run.log","log_context":["Another command (pid=565856) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=547655) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=564026) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_bad_prod","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_bad_prod.107878048725692691063501058631627580925546894591489561891267774040569154341085","seed":107878048725692691063501058631627580925546894591489561891267774040569154341085,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_bad_prod/latest/run.log","log_context":["Another command (pid=459560) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=531508) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=534235) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_bad_prod_end","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_bad_prod_end.66296520081860290016285468429652212751793773196333087933441645853968136654259","seed":66296520081860290016285468429652212751793773196333087933441645853968136654259,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_bad_prod_end/latest/run.log","log_context":["Another command (pid=459560) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=531508) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=534235) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_bad_rma","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_bad_rma.25756560929899800663734265350878304871459249584155903818650311375500253911471","seed":25756560929899800663734265350878304871459249584155903818650311375500253911471,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_bad_rma/latest/run.log","log_context":["Another command (pid=396994) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=586629) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=579102) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_bad_b_good_test_unlocked0","qual_name":"0.rom_e2e_boot_policy_valid_a_bad_b_good_test_unlocked0.51619860751347658465555496117893016547813643318470061232376027443902020698935","seed":51619860751347658465555496117893016547813643318470061232376027443902020698935,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_bad_b_good_test_unlocked0/latest/run.log","log_context":["\n","---- STDERR ----\n","Another command (pid=440848) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_bad_b_good_dev","qual_name":"0.rom_e2e_boot_policy_valid_a_bad_b_good_dev.52029589844331515833057161218830988660858814967009579081960018226141851933935","seed":52029589844331515833057161218830988660858814967009579081960018226141851933935,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_bad_b_good_dev/latest/run.log","log_context":["Another command (pid=736166) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=802006) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=803170) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_bad_b_good_prod","qual_name":"0.rom_e2e_boot_policy_valid_a_bad_b_good_prod.86199991696145764778073919566812001515299424335579929158729339415505714751384","seed":86199991696145764778073919566812001515299424335579929158729339415505714751384,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_bad_b_good_prod/latest/run.log","log_context":["Another command (pid=459560) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=531508) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=534235) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_bad_b_good_prod_end","qual_name":"0.rom_e2e_boot_policy_valid_a_bad_b_good_prod_end.35472078772315011506414503204739494190630017578682520896994706274623460296611","seed":35472078772315011506414503204739494190630017578682520896994706274623460296611,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_bad_b_good_prod_end/latest/run.log","log_context":["\n","---- STDERR ----\n","Another command (pid=531508) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_bad_b_good_rma","qual_name":"0.rom_e2e_boot_policy_valid_a_bad_b_good_rma.35824786340470355395688180364307031318347615152378702495146841306311130028074","seed":35824786340470355395688180364307031318347615152378702495146841306311130028074,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_bad_b_good_rma/latest/run.log","log_context":["\n","---- STDERR ----\n","Another command (pid=557424) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_asm_init_test_unlocked0","qual_name":"0.rom_e2e_asm_init_test_unlocked0.73616884612215147259187749096968190971113107406208269842607747262180593930563","seed":73616884612215147259187749096968190971113107406208269842607747262180593930563,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_asm_init_test_unlocked0/latest/run.log","log_context":["Another command (pid=624498) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=620225) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=639104) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_asm_init_dev","qual_name":"0.rom_e2e_asm_init_dev.82650904715256293998410105908340297459579498137159239617378643966309225400226","seed":82650904715256293998410105908340297459579498137159239617378643966309225400226,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_asm_init_dev/latest/run.log","log_context":["Another command (pid=359503) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=395365) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=400436) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_asm_init_prod","qual_name":"0.rom_e2e_asm_init_prod.105055110472704102779730420955484962715627962483785379600943174326418193990086","seed":105055110472704102779730420955484962715627962483785379600943174326418193990086,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_asm_init_prod/latest/run.log","log_context":["---- STDERR ----\n","Another command (pid=359503) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=395365) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_asm_init_prod_end","qual_name":"0.rom_e2e_asm_init_prod_end.113106669176510576453727693456234989470659069496923123860431621066376742187648","seed":113106669176510576453727693456234989470659069496923123860431621066376742187648,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_asm_init_prod_end/latest/run.log","log_context":["Another command (pid=440848) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=430944) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=440495) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_asm_init_rma","qual_name":"0.rom_e2e_asm_init_rma.58256074538996144195643933886455672677802390484163125483764414491797173269246","seed":58256074538996144195643933886455672677802390484163125483764414491797173269246,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_asm_init_rma/latest/run.log","log_context":["Another command (pid=539566) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=548958) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=460256) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_volatile_raw_unlock","qual_name":"0.rom_volatile_raw_unlock.2782573573495104867584125163285189856711717759066395913739467293326144812515","seed":2782573573495104867584125163285189856711717759066395913739467293326144812515,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_volatile_raw_unlock/latest/run.log","log_context":["Another command (pid=459560) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=531508) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=534235) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_raw_unlock","qual_name":"0.rom_raw_unlock.78870179776408866281333948648954074348859564949881011449819790556538093344029","seed":78870179776408866281333948648954074348859564949881011449819790556538093344029,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_raw_unlock/latest/run.log","log_context":["Another command (pid=556407) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=548958) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=460256) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_self_hash","qual_name":"0.rom_e2e_self_hash.57063533147684511182443421813699075921103246979490859472633951769677037274610","seed":57063533147684511182443421813699075921103246979490859472633951769677037274610,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_self_hash/latest/run.log","log_context":["---- STDERR ----\n","Another command (pid=359503) is running. Waiting for it to complete on the server (server_pid=250689)...\n","Another command (pid=376488) is running. Waiting for it to complete on the server (server_pid=250689)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e/release:rom_e2e_self_hash_test_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e/release:rom_e2e_self_hash_test_sim_dv': target 'rom_e2e_self_hash_test_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e/release' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/release/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e/release:rom_e2e_self_hash_test_sim_dv': target 'rom_e2e_self_hash_test_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e/release' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/release/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]}],"Error-[NOA] Null object access":[{"name":"chip_sw_rv_dm_ndm_reset_req_when_cpu_halted","qual_name":"0.chip_sw_rv_dm_ndm_reset_req_when_cpu_halted.53297517392620388804650849559494788922590016217874906673590560721869149168886","seed":53297517392620388804650849559494788922590016217874906673590560721869149168886,"line":327,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_rv_dm_ndm_reset_req_when_cpu_halted/latest/run.log","log_context":["src/lowrisc_dv_jtag_dmi_agent_0/jtag_rv_debugger.sv, 1108\n","  The object at dereference depth 1 is being used before it was \n","  constructed/allocated.\n","  Please make sure that the object is allocated before using it. \n"]},{"name":"rom_e2e_jtag_debug_test_unlocked0","qual_name":"0.rom_e2e_jtag_debug_test_unlocked0.51997120536771331626224559318227767567104944231129221445490644059603337785163","seed":51997120536771331626224559318227767567104944231129221445490644059603337785163,"line":319,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_jtag_debug_test_unlocked0/latest/run.log","log_context":["src/lowrisc_dv_jtag_dmi_agent_0/jtag_rv_debugger.sv, 1078\n","  The object at dereference depth 1 is being used before it was \n","  constructed/allocated.\n","  Please make sure that the object is allocated before using it. \n"]},{"name":"rom_e2e_jtag_debug_rma","qual_name":"0.rom_e2e_jtag_debug_rma.26464986429391749238209705586870784506862934836203863125654970080166325449938","seed":26464986429391749238209705586870784506862934836203863125654970080166325449938,"line":352,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_jtag_debug_rma/latest/run.log","log_context":["src/lowrisc_dv_jtag_dmi_agent_0/jtag_rv_debugger.sv, 903\n","  The object at dereference depth 1 is being used before it was \n","  constructed/allocated.\n","  Please make sure that the object is allocated before using it. \n"]},{"name":"rom_e2e_jtag_inject_test_unlocked0","qual_name":"0.rom_e2e_jtag_inject_test_unlocked0.68890072984483665749603427715707481286382765285530524439776587482294044920502","seed":68890072984483665749603427715707481286382765285530524439776587482294044920502,"line":303,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_jtag_inject_test_unlocked0/latest/run.log","log_context":["src/lowrisc_dv_jtag_dmi_agent_0/jtag_rv_debugger.sv, 1108\n","  The object at dereference depth 1 is being used before it was \n","  constructed/allocated.\n","  Please make sure that the object is allocated before using it. \n"]},{"name":"rom_e2e_jtag_inject_dev","qual_name":"0.rom_e2e_jtag_inject_dev.12377836901867052483891672850844774780864906004841895861381362102884212105517","seed":12377836901867052483891672850844774780864906004841895861381362102884212105517,"line":303,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_jtag_inject_dev/latest/run.log","log_context":["src/lowrisc_dv_jtag_dmi_agent_0/jtag_rv_debugger.sv, 1108\n","  The object at dereference depth 1 is being used before it was \n","  constructed/allocated.\n","  Please make sure that the object is allocated before using it. \n"]},{"name":"rom_e2e_jtag_inject_rma","qual_name":"0.rom_e2e_jtag_inject_rma.71500941020396865721580499862014475495474369137117215502188176583834604937857","seed":71500941020396865721580499862014475495474369137117215502188176583834604937857,"line":303,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_jtag_inject_rma/latest/run.log","log_context":["src/lowrisc_dv_jtag_dmi_agent_0/jtag_rv_debugger.sv, 1108\n","  The object at dereference depth 1 is being used before it was \n","  constructed/allocated.\n","  Please make sure that the object is allocated before using it. \n"]}],"UVM_ERROR @ * us: (cip_base_vseq.sv:660) [chip_rv_dm_lc_disabled_vseq] Check failed masked_data == exp_data (* [*] vs * [*]) addr * read out mismatch":[{"name":"chip_rv_dm_lc_disabled","qual_name":"0.chip_rv_dm_lc_disabled.94132229690037280965950875502429770694857401622996663420429320081762930897358","seed":94132229690037280965950875502429770694857401622996663420429320081762930897358,"line":247,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_rv_dm_lc_disabled/latest/run.log","log_context":["UVM_INFO @ 8162.124113 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (chip_sw_power_idle_load_vseq.sv:91) virtual_sequencer [chip_sw_power_idle_load_vseq] PWMCH* : pkt* Clock period is wrong. rcv : * exp : *":[{"name":"chip_sw_power_idle_load","qual_name":"0.chip_sw_power_idle_load.60538332585232476464726249101277729953649795321626578390751100808217155831466","seed":60538332585232476464726249101277729953649795321626578390751100808217155831466,"line":312,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_power_idle_load/latest/run.log","log_context":["UVM_INFO @ 2858.252000 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (chip_sw_power_sleep_load_vseq.sv:114) virtual_sequencer [chip_sw_power_sleep_load_vseq] PWMCH* : pkt* Clock period is wrong. rcv : * exp : *":[{"name":"chip_sw_power_sleep_load","qual_name":"0.chip_sw_power_sleep_load.87198377342455073669730637454152917597721837142806631430493572634828816001685","seed":87198377342455073669730637454152917597721837142806631430493572634828816001685,"line":318,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_power_sleep_load/latest/run.log","log_context":["UVM_INFO @ 3027.104000 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (sw_logger_if.sv:526) [ast_clk_rst_inputs_sim_dv(sw/device/lib/testing/autogen/isr_testutils.c:41)] CHECK-fail: Only adc_ctrl IRQ * expected to fire. Actual IRQ state = *":[{"name":"chip_sw_ast_clk_rst_inputs","qual_name":"0.chip_sw_ast_clk_rst_inputs.85892544839398166634026622855968785768401366988303491755974779433108760963158","seed":85892544839398166634026622855968785768401366988303491755974779433108760963158,"line":327,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_ast_clk_rst_inputs/latest/run.log","log_context":["UVM_INFO @ 14833.964045 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ * us: (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout chip_reg_block.spi_device.cmd_info_*.opcode (addr=*, Comparison=CompareOpEq, exp_data=*, call_count=1)":[{"name":"ate_bootstrap_flash_erase","qual_name":"0.ate_bootstrap_flash_erase.55407829166868092886306333497841023091163570278716450481642113797785399240004","seed":55407829166868092886306333497841023091163570278716450481642113797785399240004,"line":272,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.ate_bootstrap_flash_erase/latest/run.log","log_context":["UVM_INFO @ 10010.380001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ * us: (mem_bkdr_util.sv:658) [mem_bkdr_util[FlashBank0Data]] file empty_test_slot_a_corrupted_sim_dv.fake_ecdsa_test_key_*.signed.*.scr.vmem could not be opened for r mode":[{"name":"rom_e2e_sigverify_always_a_bad_b_bad_test_unlocked0","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_bad_test_unlocked0.34137150510333022143380441931384485085887231388737785779606667381841009133255","seed":34137150510333022143380441931384485085887231388737785779606667381841009133255,"line":362,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_bad_test_unlocked0/latest/run.log","log_context":["UVM_INFO @  10.320001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_e2e_sigverify_always_a_bad_b_nothing_test_unlocked0","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_nothing_test_unlocked0.55077321032220340370318203415440596146112852813524885045565858349457692010503","seed":55077321032220340370318203415440596146112852813524885045565858349457692010503,"line":325,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_nothing_test_unlocked0/latest/run.log","log_context":["UVM_INFO @  10.340001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ * us: (mem_bkdr_util.sv:658) [mem_bkdr_util[FlashBank0Data]] file empty_test_slot_a_corrupted_sim_dv.fake_ecdsa_dev_key_*.signed.*.scr.vmem could not be opened for r mode":[{"name":"rom_e2e_sigverify_always_a_bad_b_bad_dev","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_bad_dev.50698009547415083652444048106364970171034110048694376847883807587033947511","seed":50698009547415083652444048106364970171034110048694376847883807587033947511,"line":368,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_bad_dev/latest/run.log","log_context":["UVM_INFO @  10.260001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_e2e_sigverify_always_a_bad_b_nothing_dev","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_nothing_dev.69926425926181603444561643099935299006362166431579384969883002917860482298662","seed":69926425926181603444561643099935299006362166431579384969883002917860482298662,"line":327,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_nothing_dev/latest/run.log","log_context":["UVM_INFO @  10.300001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ * us: (mem_bkdr_util.sv:658) [mem_bkdr_util[FlashBank0Data]] file empty_test_slot_a_corrupted_sim_dv.fake_ecdsa_prod_key_*.signed.*.scr.vmem could not be opened for r mode":[{"name":"rom_e2e_sigverify_always_a_bad_b_bad_prod","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_bad_prod.54158933341753595921082134729646296751526210520394929870452785447518593342001","seed":54158933341753595921082134729646296751526210520394929870452785447518593342001,"line":368,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_bad_prod/latest/run.log","log_context":["UVM_INFO @  10.120001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_e2e_sigverify_always_a_bad_b_bad_prod_end","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_bad_prod_end.29712080599371921043782780742716104122969563535626347071607016265830575697475","seed":29712080599371921043782780742716104122969563535626347071607016265830575697475,"line":363,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_bad_prod_end/latest/run.log","log_context":["UVM_INFO @  10.240001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_e2e_sigverify_always_a_bad_b_bad_rma","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_bad_rma.1816468782350555750544895958669362219529863612531808717612094163807828487210","seed":1816468782350555750544895958669362219529863612531808717612094163807828487210,"line":366,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_bad_rma/latest/run.log","log_context":["UVM_INFO @  10.280001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_e2e_sigverify_always_a_bad_b_nothing_prod","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_nothing_prod.96227392839946729686092156961941830503841541897697217911116174837093759727070","seed":96227392839946729686092156961941830503841541897697217911116174837093759727070,"line":327,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_nothing_prod/latest/run.log","log_context":["UVM_INFO @  10.380001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_e2e_sigverify_always_a_bad_b_nothing_prod_end","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_nothing_prod_end.1817536162131720226903208338790138850458012705978717853725401442007576400088","seed":1817536162131720226903208338790138850458012705978717853725401442007576400088,"line":328,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_nothing_prod_end/latest/run.log","log_context":["UVM_INFO @  10.240001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_e2e_sigverify_always_a_bad_b_nothing_rma","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_nothing_rma.4509947937799871089069806223352553376221078216837015932004426492772355621835","seed":4509947937799871089069806223352553376221078216837015932004426492772355621835,"line":328,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_nothing_rma/latest/run.log","log_context":["UVM_INFO @  10.100001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ * us: (mem_bkdr_util.sv:658) [mem_bkdr_util[FlashBank0Data]] file empty_test_slot_b_corrupted_sim_dv.fake_ecdsa_test_key_*.signed.*.scr.vmem could not be opened for r mode":[{"name":"rom_e2e_sigverify_always_a_nothing_b_bad_test_unlocked0","qual_name":"0.rom_e2e_sigverify_always_a_nothing_b_bad_test_unlocked0.89532467715232045820950475676486990529071872804046811555898247828878483016954","seed":89532467715232045820950475676486990529071872804046811555898247828878483016954,"line":325,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_nothing_b_bad_test_unlocked0/latest/run.log","log_context":["UVM_INFO @  10.240001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ * us: (mem_bkdr_util.sv:658) [mem_bkdr_util[FlashBank0Data]] file empty_test_slot_b_corrupted_sim_dv.fake_ecdsa_dev_key_*.signed.*.scr.vmem could not be opened for r mode":[{"name":"rom_e2e_sigverify_always_a_nothing_b_bad_dev","qual_name":"0.rom_e2e_sigverify_always_a_nothing_b_bad_dev.25542070821625419941126943317559773910670653092510152945287346894126175058961","seed":25542070821625419941126943317559773910670653092510152945287346894126175058961,"line":328,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_nothing_b_bad_dev/latest/run.log","log_context":["UVM_INFO @  10.360001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ * us: (mem_bkdr_util.sv:658) [mem_bkdr_util[FlashBank0Data]] file empty_test_slot_b_corrupted_sim_dv.fake_ecdsa_prod_key_*.signed.*.scr.vmem could not be opened for r mode":[{"name":"rom_e2e_sigverify_always_a_nothing_b_bad_prod","qual_name":"0.rom_e2e_sigverify_always_a_nothing_b_bad_prod.112030701192024906692740588139389401231559385148294902706322146234752692865108","seed":112030701192024906692740588139389401231559385148294902706322146234752692865108,"line":328,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_nothing_b_bad_prod/latest/run.log","log_context":["UVM_INFO @  10.120001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_e2e_sigverify_always_a_nothing_b_bad_prod_end","qual_name":"0.rom_e2e_sigverify_always_a_nothing_b_bad_prod_end.30134268645528493754728856463934276802245332244198238300319484248548006671008","seed":30134268645528493754728856463934276802245332244198238300319484248548006671008,"line":326,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_nothing_b_bad_prod_end/latest/run.log","log_context":["UVM_INFO @  10.260001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_e2e_sigverify_always_a_nothing_b_bad_rma","qual_name":"0.rom_e2e_sigverify_always_a_nothing_b_bad_rma.42292613068011902828021289951777954724984575889590462594136418215083657574864","seed":42292613068011902828021289951777954724984575889590462594136418215083657574864,"line":328,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_nothing_b_bad_rma/latest/run.log","log_context":["UVM_INFO @  10.300001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (jtag_rv_debugger.sv:784) [debugger] Index * appears to be out of bounds":[{"name":"rom_e2e_jtag_debug_dev","qual_name":"0.rom_e2e_jtag_debug_dev.105016416337078433467508482627560819139021084447785927147440483025426957694315","seed":105016416337078433467508482627560819139021084447785927147440483025426957694315,"line":318,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_jtag_debug_dev/latest/run.log","log_context":["UVM_INFO @ 5126.306625 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (sw_logger_if.sv:526) [rom_e2e_keymgr_init_otp_no_meas_sim_dv(sw/device/silicon_creator/rom/e2e/keymgr/rom_e2e_keymgr_init_test.c:38)] DIF-fail: dif_otp_ctrl_get_digest( &otp_ctrl, kDifOtpCtrlPartitionCreatorSwCfg, &creator_digest) returns *":[{"name":"rom_e2e_keymgr_init_rom_ext_no_meas","qual_name":"0.rom_e2e_keymgr_init_rom_ext_no_meas.108951352243099055245366129116542471334336447238850237042865953487516064778786","seed":108951352243099055245366129116542471334336447238850237042865953487516064778786,"line":319,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_keymgr_init_rom_ext_no_meas/latest/run.log","log_context":["UVM_INFO @ 16765.162673 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"Offending '$stable(key_data_i)'":[{"name":"rom_keymgr_functest","qual_name":"0.rom_keymgr_functest.104687395226073708171891045190316102908100500139716504434731490327344310641487","seed":104687395226073708171891045190316102908100500139716504434731490327344310641487,"line":327,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_keymgr_functest/latest/run.log","log_context":["UVM_ERROR @ 4492.266208 us: (kmac_core.sv:464) [ASSERT FAILED] KeyDataStableWhenValid_M\n","UVM_INFO @ 4492.266208 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}]}},"passed":253,"total":329,"percent":76.89969604863222}