{"block":{"name":"i2c","variant":null,"commit":"d967e2f66621cc3035b3ec4e27743a5ae6222efd","commit_short":"d967e2f","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/d967e2f66621cc3035b3ec4e27743a5ae6222efd","revision_info":"GitHub Revision: [`d967e2f`](https://github.com/lowrisc/opentitan/tree/d967e2f66621cc3035b3ec4e27743a5ae6222efd)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-05-27T15:30:30Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/i2c/data/i2c_testplan.html","stages":{"unmapped":{"testpoints":{"Unmapped":{"tests":{"i2c_host_smoke":{"max_time":20.49,"sim_time":1791.128328,"passed":1,"total":1,"percent":100.0},"i2c_host_override":{"max_time":0.93,"sim_time":73.006815,"passed":1,"total":1,"percent":100.0},"i2c_host_fifo_watermark":{"max_time":80.07,"sim_time":5624.531583,"passed":1,"total":1,"percent":100.0},"i2c_host_fifo_overflow":{"max_time":35.89,"sim_time":4069.012251,"passed":1,"total":1,"percent":100.0},"i2c_host_fifo_reset_fmt":{"max_time":1.24,"sim_time":700.719451,"passed":1,"total":1,"percent":100.0},"i2c_host_fifo_fmt_empty":{"max_time":6.93,"sim_time":1163.159119,"passed":1,"total":1,"percent":100.0},"i2c_host_fifo_reset_rx":{"max_time":3.09,"sim_time":620.2501219999999,"passed":1,"total":1,"percent":100.0},"i2c_host_fifo_full":{"max_time":134.86,"sim_time":5057.187381,"passed":1,"total":1,"percent":100.0},"i2c_host_perf":{"max_time":6.51,"sim_time":6940.148449,"passed":1,"total":1,"percent":100.0},"i2c_host_perf_precise":{"max_time":69.44,"sim_time":2355.570394,"passed":1,"total":1,"percent":100.0},"i2c_host_stretch_timeout":{"max_time":6.42,"sim_time":3489.437117,"passed":1,"total":1,"percent":100.0},"i2c_host_error_intr":{"max_time":3.0,"sim_time":117.477639,"passed":0,"total":1,"percent":0.0},"i2c_host_stress_all":{"max_time":569.96,"sim_time":154823.92426,"passed":1,"total":1,"percent":100.0},"i2c_target_glitch":{"max_time":2.37,"sim_time":915.4427469999999,"passed":0,"total":1,"percent":0.0},"i2c_target_smoke":{"max_time":7.69,"sim_time":5487.747754,"passed":1,"total":1,"percent":100.0},"i2c_target_stress_wr":{"max_time":22.35,"sim_time":29222.12282,"passed":1,"total":1,"percent":100.0},"i2c_target_stress_rd":{"max_time":21.21,"sim_time":6209.6081189999995,"passed":1,"total":1,"percent":100.0},"i2c_target_stretch":{"max_time":11.85,"sim_time":2227.243159,"passed":1,"total":1,"percent":100.0},"i2c_target_intr_smoke":{"max_time":2.57,"sim_time":590.575185,"passed":1,"total":1,"percent":100.0},"i2c_target_intr_stress_wr":{"max_time":33.55,"sim_time":11094.119789999999,"passed":1,"total":1,"percent":100.0},"i2c_target_timeout":{"max_time":5.19,"sim_time":5794.379752999999,"passed":1,"total":1,"percent":100.0},"i2c_target_unexp_stop":{"max_time":0.89,"sim_time":159.175645,"passed":0,"total":1,"percent":0.0},"i2c_target_fifo_reset_acq":{"max_time":1.2,"sim_time":569.9454470000001,"passed":1,"total":1,"percent":100.0},"i2c_target_fifo_reset_tx":{"max_time":0.75,"sim_time":179.836039,"passed":1,"total":1,"percent":100.0},"i2c_target_perf":{"max_time":2.49,"sim_time":2087.011934,"passed":1,"total":1,"percent":100.0},"i2c_target_stress_all":{"max_time":199.1,"sim_time":41085.300453,"passed":1,"total":1,"percent":100.0},"i2c_target_bad_addr":{"max_time":3.34,"sim_time":4284.032883000001,"passed":1,"total":1,"percent":100.0},"i2c_target_hrst":{"max_time":6.71,"sim_time":10777.765282,"passed":0,"total":1,"percent":0.0},"i2c_host_stress_all_with_rand_reset":{"max_time":7.85,"sim_time":1150.92207,"passed":0,"total":1,"percent":0.0},"i2c_target_stress_all_with_rand_reset":{"max_time":9.96,"sim_time":3428.002262,"passed":0,"total":1,"percent":0.0},"i2c_host_mode_toggle":{"max_time":1.32,"sim_time":281.691507,"passed":0,"total":1,"percent":0.0},"i2c_host_may_nack":{"max_time":7.4,"sim_time":265.22769900000003,"passed":1,"total":1,"percent":100.0},"i2c_target_fifo_watermarks_acq":{"max_time":2.17,"sim_time":2350.794121,"passed":1,"total":1,"percent":100.0},"i2c_target_fifo_watermarks_tx":{"max_time":1.41,"sim_time":159.184881,"passed":1,"total":1,"percent":100.0},"i2c_target_tx_stretch_ctrl":{"max_time":6.77,"sim_time":689.260899,"passed":1,"total":1,"percent":100.0},"i2c_target_smbus_maxlen":{"max_time":1.9,"sim_time":999.6406679999999,"passed":1,"total":1,"percent":100.0},"i2c_target_nack_acqfull":{"max_time":2.8,"sim_time":557.260808,"passed":1,"total":1,"percent":100.0},"i2c_target_nack_acqfull_addr":{"max_time":2.57,"sim_time":506.60679,"passed":1,"total":1,"percent":100.0},"i2c_target_nack_txstretch":{"max_time":1.31,"sim_time":640.259928,"passed":0,"total":1,"percent":0.0},"i2c_tl_errors":{"max_time":2.79,"sim_time":2927.313881,"passed":1,"total":1,"percent":100.0},"i2c_tl_intg_err":{"max_time":1.51,"sim_time":345.55015000000003,"passed":1,"total":1,"percent":100.0},"i2c_sec_cm":{"max_time":1.08,"sim_time":241.206516,"passed":1,"total":1,"percent":100.0},"i2c_intr_test":{"max_time":0.87,"sim_time":59.745667000000005,"passed":1,"total":1,"percent":100.0},"i2c_alert_test":{"max_time":0.81,"sim_time":17.066687,"passed":1,"total":1,"percent":100.0},"i2c_csr_hw_reset":{"max_time":0.88,"sim_time":17.097799,"passed":1,"total":1,"percent":100.0},"i2c_csr_rw":{"max_time":0.84,"sim_time":18.737896,"passed":1,"total":1,"percent":100.0},"i2c_csr_bit_bash":{"max_time":2.34,"sim_time":1614.255817,"passed":1,"total":1,"percent":100.0},"i2c_csr_aliasing":{"max_time":1.77,"sim_time":209.191262,"passed":1,"total":1,"percent":100.0},"i2c_same_csr_outstanding":{"max_time":1.16,"sim_time":26.461377,"passed":1,"total":1,"percent":100.0},"i2c_csr_mem_rw_with_rand_reset":{"max_time":1.0,"sim_time":209.25464499999998,"passed":1,"total":1,"percent":100.0}},"passed":42,"total":50,"percent":84.0}},"passed":42,"total":50,"percent":84.0}},"coverage":{"code":{"block":null,"line_statement":96.54,"branch":92.55,"condition_expression":87.03,"toggle":89.66,"fsm":42.86},"assertion":97.25,"functional":84.25},"cov_report_page":"/nightly/current_run/scratch/master/i2c-sim-vcs/cov_report/dashboard.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR sequencer [sequencer] Get_next_item called twice without item_done or get in between":[{"name":"i2c_host_error_intr","qual_name":"0.i2c_host_error_intr.48348603278769913348522118444091034644504929014455192366096859482653395240241","seed":48348603278769913348522118444091034644504929014455192366096859482653395240241,"line":104,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_host_error_intr/latest/run.log","log_context":["UVM_INFO @ 117477639 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"i2c_target_stress_all_with_rand_reset","qual_name":"0.i2c_target_stress_all_with_rand_reset.28594443520957687278546962378573383276399191328617108347855076554110738341825","seed":28594443520957687278546962378573383276399191328617108347855076554110738341825,"line":154,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 3428002262 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR sequencer [sequencer] get_next_item/try_next_item called twice without item_done or get in between":[{"name":"i2c_target_glitch","qual_name":"0.i2c_target_glitch.29890749490850495210125988285331708122093857185831969049291444255127230004389","seed":29890749490850495210125988285331708122093857185831969049291444255127230004389,"line":84,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_glitch/latest/run.log","log_context":["UVM_INFO @ 915442747 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (i2c_scoreboard.sv:682) [scoreboard] Check failed obs.data_q[i] == exp.data_q[i] (* [*] vs * [*])":[{"name":"i2c_target_unexp_stop","qual_name":"0.i2c_target_unexp_stop.46321070552119615106315886279637142740382352675028274423698329586521601129381","seed":46321070552119615106315886279637142740382352675028274423698329586521601129381,"line":78,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_unexp_stop/latest/run.log","log_context":["UVM_INFO @ 159175645 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (i2c_target_hrst_vseq.sv:107) [target_hrst_vseq] wait timeout occurred!":[{"name":"i2c_target_hrst","qual_name":"0.i2c_target_hrst.11367314793589102286343456629288576336893438961929823511914139413925093940295","seed":11367314793589102286343456629288576336893438961929823511914139413925093940295,"line":79,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_hrst/latest/run.log","log_context":["UVM_INFO @ 10777765282 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_vseq.sv:1286) [i2c_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"i2c_host_stress_all_with_rand_reset","qual_name":"0.i2c_host_stress_all_with_rand_reset.98740790214278997471488909638962627627488489837771111064919688725799416591418","seed":98740790214278997471488909638962627627488489837771111064919688725799416591418,"line":86,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_host_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 1150922070 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (i2c_scoreboard.sv:716) [scoreboard] controller_mode_rd_obs_fifo item uncompared:":[{"name":"i2c_host_mode_toggle","qual_name":"0.i2c_host_mode_toggle.84929936849277074515766079077749555619952720091430446669193944217288596916645","seed":84929936849277074515766079077749555619952720091430446669193944217288596916645,"line":85,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_host_mode_toggle/latest/run.log","log_context":["----------------------------------------------------\n","Name            Type                Size  Value     \n","----------------------------------------------------\n","mon_dut_item    i2c_item            -     @10327    \n"]}],"UVM_ERROR (csr_utils_pkg.sv:456) [csr_utils_pkg::csr_rd_check.isolation_fork.unnamed$$_*] Check failed obs == exp (* [*] vs * [*]) Regname: i2c_reg_block.target_nack_count reset value: *":[{"name":"i2c_target_nack_txstretch","qual_name":"0.i2c_target_nack_txstretch.45273414435126708424194393097096423892118307857531321695690033842077447892117","seed":45273414435126708424194393097096423892118307857531321695690033842077447892117,"line":78,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_nack_txstretch/latest/run.log","log_context":["UVM_INFO @ 640259928 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":42,"total":50,"percent":84.0}