{"block":{"name":"pattgen","variant":null,"commit":"d967e2f66621cc3035b3ec4e27743a5ae6222efd","commit_short":"d967e2f","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/d967e2f66621cc3035b3ec4e27743a5ae6222efd","revision_info":"GitHub Revision: [`d967e2f`](https://github.com/lowrisc/opentitan/tree/d967e2f66621cc3035b3ec4e27743a5ae6222efd)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-05-27T15:30:30Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/pattgen/data/pattgen_testplan.html","stages":{"unmapped":{"testpoints":{"Unmapped":{"tests":{"pattgen_smoke":{"max_time":2.0,"sim_time":21.472673999999998,"passed":1,"total":1,"percent":100.0},"pattgen_perf":{"max_time":2992.0,"sim_time":600000.0,"passed":0,"total":1,"percent":0.0},"pattgen_error":{"max_time":2.0,"sim_time":110.14158599999999,"passed":1,"total":1,"percent":100.0},"cnt_rollover":{"max_time":31.0,"sim_time":2736.444065,"passed":1,"total":1,"percent":100.0},"pattgen_inactive_level":{"max_time":2.0,"sim_time":127.98989599999999,"passed":1,"total":1,"percent":100.0},"pattgen_tl_errors":{"max_time":2.0,"sim_time":25.651722000000003,"passed":1,"total":1,"percent":100.0},"pattgen_tl_intg_err":{"max_time":1.0,"sim_time":177.604125,"passed":1,"total":1,"percent":100.0},"pattgen_sec_cm":{"max_time":1.0,"sim_time":155.11031899999998,"passed":1,"total":1,"percent":100.0},"pattgen_stress_all_with_rand_reset":{"max_time":23.0,"sim_time":2880.761979,"passed":0,"total":1,"percent":0.0},"pattgen_stress_all":{"max_time":7303.0,"sim_time":1346250.648416,"passed":0,"total":1,"percent":0.0},"pattgen_intr_test":{"max_time":1.0,"sim_time":29.78287,"passed":1,"total":1,"percent":100.0},"pattgen_alert_test":{"max_time":2.0,"sim_time":98.90506500000001,"passed":1,"total":1,"percent":100.0},"pattgen_csr_hw_reset":{"max_time":1.0,"sim_time":16.757627,"passed":1,"total":1,"percent":100.0},"pattgen_csr_rw":{"max_time":1.0,"sim_time":39.227169,"passed":1,"total":1,"percent":100.0},"pattgen_csr_bit_bash":{"max_time":2.0,"sim_time":73.412161,"passed":1,"total":1,"percent":100.0},"pattgen_csr_aliasing":{"max_time":2.0,"sim_time":56.401343999999995,"passed":1,"total":1,"percent":100.0},"pattgen_same_csr_outstanding":{"max_time":2.0,"sim_time":102.955299,"passed":1,"total":1,"percent":100.0},"pattgen_csr_mem_rw_with_rand_reset":{"max_time":2.0,"sim_time":45.464473,"passed":1,"total":1,"percent":100.0}},"passed":15,"total":18,"percent":83.33333333333333}},"passed":15,"total":18,"percent":83.33333333333333}},"coverage":{"code":{"block":100.0,"line_statement":100.0,"branch":100.0,"condition_expression":null,"toggle":96.61,"fsm":null},"assertion":97.87,"functional":88.46},"cov_report_page":"/nightly/current_run/scratch/master/pattgen-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_FATAL (uvm_phase.svh:1521) [PH_TIMEOUT] Explicit timeout of * ps hit, indicating a probable testbench issue":[{"name":"pattgen_perf","qual_name":"0.pattgen_perf.114967999759949862738802666770847756921390794628140544944916013371625043874646","seed":114967999759949862738802666770847756921390794628140544944916013371625043874646,"line":99,"log_path":"/nightly/current_run/scratch/master/pattgen-sim-xcelium/0.pattgen_perf/latest/run.log","log_context":["UVM_INFO @ 600000000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_vseq.sv:1287) [pattgen_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"pattgen_stress_all_with_rand_reset","qual_name":"0.pattgen_stress_all_with_rand_reset.94409761384633529467500974522864621447973293046258181740372562317627462571538","seed":94409761384633529467500974522864621447973293046258181740372562317627462571538,"line":121,"log_path":"/nightly/current_run/scratch/master/pattgen-sim-xcelium/0.pattgen_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 703067462 ps: (cip_base_vseq.sv:1200) [uvm_test_top.env.virtual_sequencer.pattgen_common_vseq] Check failed (cfg.can_reset_with_csr_accesses || !has_outstanding_access()) Trying to trigger a reset with outstanding CSR items. \n","UVM_INFO @ 703067462 ps: (cip_base_vseq.sv:1203) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.pattgen_common_vseq] \n","Issuing reset for run 1/5\n","UVM_INFO @ 703230726 ps: (cip_base_vseq.sv:1224) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.pattgen_common_vseq] \n"]}],"UVM_ERROR (pattgen_scoreboard.sv:76) [scoreboard] exp_item_q[i] item uncompared:":[{"name":"pattgen_stress_all","qual_name":"0.pattgen_stress_all.114525851550890247906723352047516773532128647629971928274177970941370997549656","seed":114525851550890247906723352047516773532128647629971928274177970941370997549656,"line":158,"log_path":"/nightly/current_run/scratch/master/pattgen-sim-xcelium/0.pattgen_stress_all/latest/run.log","log_context":["----------------------------------------\n","Name         Type          Size   Value \n","----------------------------------------\n","exp_item     pattgen_item  -      @11339\n"]}]}},"passed":15,"total":18,"percent":83.33333333333333}