{"block":{"name":"rv_timer","variant":null,"commit":"d967e2f66621cc3035b3ec4e27743a5ae6222efd","commit_short":"d967e2f","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/d967e2f66621cc3035b3ec4e27743a5ae6222efd","revision_info":"GitHub Revision: [`d967e2f`](https://github.com/lowrisc/opentitan/tree/d967e2f66621cc3035b3ec4e27743a5ae6222efd)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-05-27T15:30:30Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/rv_timer/data/rv_timer_testplan.html","stages":{"unmapped":{"testpoints":{"Unmapped":{"tests":{"rv_timer_random":{"max_time":0.58,"sim_time":15.206275,"passed":1,"total":1,"percent":100.0},"rv_timer_min":{"max_time":0.57,"sim_time":25.833638,"passed":1,"total":1,"percent":100.0},"rv_timer_max":{"max_time":0.59,"sim_time":89.06344100000001,"passed":0,"total":1,"percent":0.0},"rv_timer_disabled":{"max_time":2.16,"sim_time":1621.754644,"passed":1,"total":1,"percent":100.0},"rv_timer_cfg_update_on_fly":{"max_time":122.81,"sim_time":108269.42713899999,"passed":1,"total":1,"percent":100.0},"rv_timer_random_reset":{"max_time":1.94,"sim_time":97.841747,"passed":0,"total":1,"percent":0.0},"rv_timer_stress_all_with_rand_reset":{"max_time":4.84,"sim_time":894.246962,"passed":0,"total":1,"percent":0.0},"rv_timer_stress_all":{"max_time":0.69,"sim_time":51.905352,"passed":1,"total":1,"percent":100.0},"rv_timer_sec_cm":{"max_time":0.81,"sim_time":186.84099700000002,"passed":1,"total":1,"percent":100.0},"rv_timer_tl_errors":{"max_time":0.81,"sim_time":79.40461900000001,"passed":1,"total":1,"percent":100.0},"rv_timer_tl_intg_err":{"max_time":1.12,"sim_time":488.610856,"passed":1,"total":1,"percent":100.0},"rv_timer_intr_test":{"max_time":0.6,"sim_time":12.235885,"passed":1,"total":1,"percent":100.0},"rv_timer_alert_test":{"max_time":0.56,"sim_time":17.634244,"passed":1,"total":1,"percent":100.0},"rv_timer_csr_hw_reset":{"max_time":0.59,"sim_time":17.268791,"passed":1,"total":1,"percent":100.0},"rv_timer_csr_rw":{"max_time":0.57,"sim_time":14.492059,"passed":1,"total":1,"percent":100.0},"rv_timer_csr_bit_bash":{"max_time":2.89,"sim_time":5216.061399,"passed":1,"total":1,"percent":100.0},"rv_timer_csr_aliasing":{"max_time":0.73,"sim_time":81.78547400000001,"passed":1,"total":1,"percent":100.0},"rv_timer_same_csr_outstanding":{"max_time":0.74,"sim_time":54.555379,"passed":1,"total":1,"percent":100.0},"rv_timer_csr_mem_rw_with_rand_reset":{"max_time":0.87,"sim_time":25.472402,"passed":1,"total":1,"percent":100.0}},"passed":16,"total":19,"percent":84.21052631578948}},"passed":16,"total":19,"percent":84.21052631578948}},"coverage":{"code":{"block":null,"line_statement":100.0,"branch":100.0,"condition_expression":97.85,"toggle":100.0,"fsm":null},"assertion":97.45,"functional":70.59},"cov_report_page":"/nightly/current_run/scratch/master/rv_timer-sim-vcs/cov_report/dashboard.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (rv_timer_scoreboard.sv:231) [scoreboard] Check failed csr.get_mirrored_value() == item.d_data (* [*] vs * [*])":[{"name":"rv_timer_max","qual_name":"0.rv_timer_max.115737004973153918946244986837275677198624002520708025160337660989057021304279","seed":115737004973153918946244986837275677198624002520708025160337660989057021304279,"line":75,"log_path":"/nightly/current_run/scratch/master/rv_timer-sim-vcs/0.rv_timer_max/latest/run.log","log_context":["UVM_INFO @  89063441 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (rv_timer_base_vseq.sv:163) [intr_state_spinwait] timeout rv_timer_reg_block.intr_state* (addr=*) == *":[{"name":"rv_timer_random_reset","qual_name":"0.rv_timer_random_reset.65792660694368545865852754807868825284851174220143382530924174590995439659330","seed":65792660694368545865852754807868825284851174220143382530924174590995439659330,"line":75,"log_path":"/nightly/current_run/scratch/master/rv_timer-sim-vcs/0.rv_timer_random_reset/latest/run.log","log_context":["UVM_INFO @  97841747 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (cip_base_vseq.sv:1220) [rv_timer_common_vseq] Check failed (vseq_done)":[{"name":"rv_timer_stress_all_with_rand_reset","qual_name":"0.rv_timer_stress_all_with_rand_reset.43077713235947153221018003622995174374077640888992612836311084252254043991400","seed":43077713235947153221018003622995174374077640888992612836311084252254043991400,"line":119,"log_path":"/nightly/current_run/scratch/master/rv_timer-sim-vcs/0.rv_timer_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 894246962 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":16,"total":19,"percent":84.21052631578948}