{"block":{"name":"pattgen","variant":null,"commit":"1d0cf808c91f76f1d0426628dfa14b906434ff05","commit_short":"1d0cf80","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/1d0cf808c91f76f1d0426628dfa14b906434ff05","revision_info":"GitHub Revision: [`1d0cf80`](https://github.com/lowrisc/opentitan/tree/1d0cf808c91f76f1d0426628dfa14b906434ff05)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-05-28T15:30:27Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/pattgen/data/pattgen_testplan.html","stages":{"unmapped":{"testpoints":{"Unmapped":{"tests":{"pattgen_smoke":{"max_time":2.0,"sim_time":154.768605,"passed":1,"total":1,"percent":100.0},"pattgen_perf":{"max_time":491.99999999999994,"sim_time":21004.697142,"passed":1,"total":1,"percent":100.0},"pattgen_error":{"max_time":2.0,"sim_time":326.884052,"passed":1,"total":1,"percent":100.0},"cnt_rollover":{"max_time":30.0,"sim_time":5256.070485,"passed":1,"total":1,"percent":100.0},"pattgen_inactive_level":{"max_time":2.0,"sim_time":177.423625,"passed":1,"total":1,"percent":100.0},"pattgen_tl_errors":{"max_time":2.0,"sim_time":134.114033,"passed":1,"total":1,"percent":100.0},"pattgen_tl_intg_err":{"max_time":1.0,"sim_time":47.688909,"passed":1,"total":1,"percent":100.0},"pattgen_sec_cm":{"max_time":1.0,"sim_time":255.798246,"passed":1,"total":1,"percent":100.0},"pattgen_stress_all_with_rand_reset":{"max_time":68.0,"sim_time":2799.785198,"passed":0,"total":1,"percent":0.0},"pattgen_stress_all":{"max_time":2.0,"sim_time":208.596242,"passed":0,"total":1,"percent":0.0},"pattgen_intr_test":{"max_time":1.0,"sim_time":144.357772,"passed":1,"total":1,"percent":100.0},"pattgen_alert_test":{"max_time":2.0,"sim_time":39.17959,"passed":1,"total":1,"percent":100.0},"pattgen_csr_hw_reset":{"max_time":1.0,"sim_time":61.294006,"passed":1,"total":1,"percent":100.0},"pattgen_csr_rw":{"max_time":1.0,"sim_time":14.986889,"passed":1,"total":1,"percent":100.0},"pattgen_csr_bit_bash":{"max_time":4.0,"sim_time":286.92492200000004,"passed":1,"total":1,"percent":100.0},"pattgen_csr_aliasing":{"max_time":2.0,"sim_time":40.160421,"passed":1,"total":1,"percent":100.0},"pattgen_same_csr_outstanding":{"max_time":1.0,"sim_time":22.649191,"passed":1,"total":1,"percent":100.0},"pattgen_csr_mem_rw_with_rand_reset":{"max_time":1.0,"sim_time":20.906614,"passed":1,"total":1,"percent":100.0}},"passed":16,"total":18,"percent":88.88888888888889}},"passed":16,"total":18,"percent":88.88888888888889}},"coverage":{"code":{"block":100.0,"line_statement":100.0,"branch":100.0,"condition_expression":null,"toggle":96.61,"fsm":null},"assertion":98.17,"functional":89.42},"cov_report_page":"/nightly/current_run/scratch/master/pattgen-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (cip_base_vseq.sv:1287) [pattgen_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"pattgen_stress_all_with_rand_reset","qual_name":"0.pattgen_stress_all_with_rand_reset.115527703748613724892254929156118138251264963333584354871129439724937225299793","seed":115527703748613724892254929156118138251264963333584354871129439724937225299793,"line":165,"log_path":"/nightly/current_run/scratch/master/pattgen-sim-xcelium/0.pattgen_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 700417775 ps: (cip_base_vseq.sv:1200) [uvm_test_top.env.virtual_sequencer.pattgen_common_vseq] Check failed (cfg.can_reset_with_csr_accesses || !has_outstanding_access()) Trying to trigger a reset with outstanding CSR items. \n","UVM_INFO @ 700417775 ps: (cip_base_vseq.sv:1203) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.pattgen_common_vseq] \n","Issuing reset for run 2/10\n","UVM_INFO @ 700479629 ps: (cip_base_vseq.sv:1224) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.pattgen_common_vseq] \n"]}],"UVM_ERROR (pattgen_scoreboard.sv:263) scoreboard [scoreboard]":[{"name":"pattgen_stress_all","qual_name":"0.pattgen_stress_all.45953803543973281978869362109757137732984667176071731310189890522858903515416","seed":45953803543973281978869362109757137732984667176071731310189890522858903515416,"line":118,"log_path":"/nightly/current_run/scratch/master/pattgen-sim-xcelium/0.pattgen_stress_all/latest/run.log","log_context":["--> channel 1 item mismatch!\n","--> EXP:\n","------------------------------------\n","Name      Type          Size  Value \n"]}]}},"passed":16,"total":18,"percent":88.88888888888889}