{"block":{"name":"chip","variant":null,"commit":"12b260e6aef05e74201b90222a7bb1114c1c1b28","commit_short":"12b260e","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/12b260e6aef05e74201b90222a7bb1114c1c1b28","revision_info":"GitHub Revision: [`12b260e`](https://github.com/lowrisc/opentitan/tree/12b260e6aef05e74201b90222a7bb1114c1c1b28)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-06-01T15:30:27Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/top_earlgrey/data/chip_testplan.html","stages":{"unmapped":{"testpoints":{"Unmapped":{"tests":{"chip_csr_bit_bash":{"max_time":631.22,"sim_time":10794.98561,"passed":1,"total":1,"percent":100.0},"chip_csr_aliasing":{"max_time":2865.07,"sim_time":25664.099109000002,"passed":1,"total":1,"percent":100.0},"chip_same_csr_outstanding":{"max_time":3045.74,"sim_time":30787.043556,"passed":1,"total":1,"percent":100.0},"chip_sw_example_flash":{"max_time":134.99,"sim_time":2770.753093,"passed":1,"total":1,"percent":100.0},"chip_sw_example_rom":{"max_time":76.55,"sim_time":2432.1953399999998,"passed":1,"total":1,"percent":100.0},"chip_sw_example_manufacturer":{"max_time":130.54,"sim_time":2886.976822,"passed":1,"total":1,"percent":100.0},"chip_sw_example_concurrency":{"max_time":106.94,"sim_time":3091.6510860000003,"passed":1,"total":1,"percent":100.0},"chip_sival_flash_info_access":{"max_time":221.24,"sim_time":3524.179038,"passed":1,"total":1,"percent":100.0},"chip_sw_all_escalation_resets":{"max_time":445.45,"sim_time":5515.627365,"passed":1,"total":1,"percent":100.0},"chip_sw_rstmgr_rst_cnsty_escalation":{"max_time":19.47,"sim_time":10.300001,"passed":0,"total":1,"percent":0.0},"chip_sw_data_integrity_escalation":{"max_time":341.08,"sim_time":4812.061911000001,"passed":1,"total":1,"percent":100.0},"chip_sw_sleep_pin_mio_dio_val":{"max_time":167.12,"sim_time":3767.415,"passed":0,"total":1,"percent":0.0},"chip_sw_sleep_pin_wake":{"max_time":183.09,"sim_time":3580.589212,"passed":1,"total":1,"percent":100.0},"chip_sw_sleep_pin_retention":{"max_time":215.51,"sim_time":3935.4831320000003,"passed":1,"total":1,"percent":100.0},"chip_sw_sleep_pwm_pulses":{"max_time":772.32,"sim_time":9807.905832,"passed":1,"total":1,"percent":100.0},"chip_sw_pattgen_ios":{"max_time":154.61,"sim_time":2646.6389139999997,"passed":1,"total":1,"percent":100.0},"chip_sw_uart_tx_rx":{"max_time":404.03,"sim_time":4466.2672,"passed":1,"total":1,"percent":100.0},"chip_sw_uart_tx_rx_idx1":{"max_time":351.06,"sim_time":4271.841624,"passed":1,"total":1,"percent":100.0},"chip_sw_uart_tx_rx_idx2":{"max_time":358.54,"sim_time":3865.494541,"passed":1,"total":1,"percent":100.0},"chip_sw_uart_tx_rx_idx3":{"max_time":363.31,"sim_time":4510.147926,"passed":1,"total":1,"percent":100.0},"chip_sw_uart_tx_rx_bootstrap":{"max_time":7869.04,"sim_time":62849.8318,"passed":1,"total":1,"percent":100.0},"chip_sw_usbdev_vbus":{"max_time":137.06,"sim_time":2340.8330440000004,"passed":1,"total":1,"percent":100.0},"chip_sw_usbdev_dpi":{"max_time":1670.76,"sim_time":12246.0354,"passed":1,"total":1,"percent":100.0},"chip_sw_usbdev_pullup":{"max_time":175.19,"sim_time":3023.554519,"passed":1,"total":1,"percent":100.0},"chip_sw_usbdev_aon_pullup":{"max_time":272.95,"sim_time":3685.1433700000002,"passed":1,"total":1,"percent":100.0},"chip_sw_usbdev_setuprx":{"max_time":330.98,"sim_time":3799.665012,"passed":1,"total":1,"percent":100.0},"chip_sw_usbdev_config_host":{"max_time":969.2300000000001,"sim_time":8699.143417,"passed":1,"total":1,"percent":100.0},"chip_sw_usbdev_pincfg":{"max_time":4682.31,"sim_time":31578.714098,"passed":1,"total":1,"percent":100.0},"chip_sw_usbdev_stream":{"max_time":3022.55,"sim_time":18866.58079,"passed":1,"total":1,"percent":100.0},"chip_sw_usbdev_toggle_restore":{"max_time":191.81,"sim_time":3131.832296,"passed":1,"total":1,"percent":100.0},"chip_sw_inject_scramble_seed":{"max_time":7702.799999999999,"sim_time":58874.107244000006,"passed":1,"total":1,"percent":100.0},"chip_sw_exit_test_unlocked_bootstrap":{"max_time":7092.14,"sim_time":55937.872568000006,"passed":1,"total":1,"percent":100.0},"chip_sw_uart_rand_baudrate":{"max_time":871.14,"sim_time":7508.7418020000005,"passed":1,"total":1,"percent":100.0},"chip_sw_uart_tx_rx_alt_clk_freq":{"max_time":1662.4,"sim_time":13239.214758,"passed":1,"total":1,"percent":100.0},"chip_sw_uart_tx_rx_alt_clk_freq_low_speed":{"max_time":632.58,"sim_time":8511.175029999999,"passed":1,"total":1,"percent":100.0},"chip_sw_i2c_host_tx_rx":{"max_time":415.67,"sim_time":5548.888846,"passed":1,"total":1,"percent":100.0},"chip_sw_i2c_host_tx_rx_idx1":{"max_time":418.74,"sim_time":6108.224608,"passed":1,"total":1,"percent":100.0},"chip_sw_i2c_host_tx_rx_idx2":{"max_time":434.58,"sim_time":4994.988288,"passed":1,"total":1,"percent":100.0},"chip_sw_i2c_device_tx_rx":{"max_time":310.38,"sim_time":4494.613804,"passed":1,"total":1,"percent":100.0},"chip_sw_spi_device_tpm":{"max_time":217.64,"sim_time":3678.344282,"passed":1,"total":1,"percent":100.0},"chip_sw_spi_host_tx_rx":{"max_time":223.87,"sim_time":3080.465876,"passed":1,"total":1,"percent":100.0},"chip_sw_spi_device_pinmux_sleep_retention":{"max_time":216.24,"sim_time":3758.959278,"passed":1,"total":1,"percent":100.0},"chip_sw_spi_device_pass_through":{"max_time":230.38,"sim_time":3052.678363,"passed":1,"total":1,"percent":100.0},"chip_sw_spi_device_pass_through_collision":{"max_time":213.49,"sim_time":3517.89395,"passed":0,"total":1,"percent":0.0},"chip_sw_gpio":{"max_time":297.53,"sim_time":4033.0101880000007,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_ops":{"max_time":378.24,"sim_time":4537.503894,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_ops_jitter_en":{"max_time":307.39,"sim_time":3529.805256,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_lc_rw_en":{"max_time":172.9,"sim_time":3559.502204,"passed":0,"total":1,"percent":0.0},"chip_sw_flash_ctrl_access":{"max_time":574.56,"sim_time":5853.716389,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_access_jitter_en":{"max_time":644.63,"sim_time":6260.941092,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_idle_low_power":{"max_time":202.32,"sim_time":3477.3425,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_init":{"max_time":963.03,"sim_time":18358.375674,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_rma_unlocked":{"max_time":3370.34,"sim_time":43408.825489,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_clock_freqs":{"max_time":525.71,"sim_time":5630.255473,"passed":1,"total":1,"percent":100.0},"chip_sw_kmac_entropy":{"max_time":822.33,"sim_time":6963.8282,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_ctrl_otp_hw_cfg0":{"max_time":126.40000000000002,"sim_time":2583.373649,"passed":1,"total":1,"percent":100.0},"chip_sw_otp_ctrl_lc_signals_test_unlocked0":{"max_time":191.9,"sim_time":2643.8351000000002,"passed":1,"total":1,"percent":100.0},"chip_sw_otp_ctrl_lc_signals_dev":{"max_time":411.43,"sim_time":6912.811594,"passed":1,"total":1,"percent":100.0},"chip_sw_otp_ctrl_lc_signals_prod":{"max_time":603.11,"sim_time":5850.971656000001,"passed":1,"total":1,"percent":100.0},"chip_sw_otp_ctrl_lc_signals_rma":{"max_time":502.19999999999993,"sim_time":6384.504296,"passed":0,"total":1,"percent":0.0},"chip_sw_otp_ctrl_vendor_test_csr_access":{"max_time":141.0,"sim_time":2922.445791,"passed":1,"total":1,"percent":100.0},"chip_sw_otp_ctrl_escalation":{"max_time":187.06,"sim_time":3477.5364759999998,"passed":0,"total":1,"percent":0.0},"chip_sw_otp_ctrl_dai_lock":{"max_time":733.49,"sim_time":6771.158945,"passed":1,"total":1,"percent":100.0},"chip_sw_otp_ctrl_rot_auth_config":{"max_time":6.31,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"chip_sw_otp_ctrl_ecc_error_vendor_test":{"max_time":154.85,"sim_time":3212.9435240000003,"passed":1,"total":1,"percent":100.0},"chip_sw_otp_ctrl_descrambling":{"max_time":190.13,"sim_time":3335.713156,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_ctrl_transition":{"max_time":682.99,"sim_time":13545.75164,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_ctrl_rma_to_scrap":{"max_time":132.08,"sim_time":3221.382011,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_ctrl_raw_to_scrap":{"max_time":104.94,"sim_time":3435.866389,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_ctrl_test_locked0_to_scrap":{"max_time":81.68,"sim_time":3580.099177,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_ctrl_rand_to_scrap":{"max_time":169.81,"sim_time":3427.556017,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_walkthrough_dev":{"max_time":670.4,"sim_time":11012.726976,"passed":0,"total":1,"percent":0.0},"chip_sw_lc_walkthrough_prod":{"max_time":695.47,"sim_time":8761.453636,"passed":0,"total":1,"percent":0.0},"chip_sw_lc_walkthrough_prodend":{"max_time":584.0,"sim_time":10513.89079,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_ctrl_volatile_raw_unlock":{"max_time":92.25,"sim_time":2974.385913,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_ctrl_volatile_raw_unlock_ext_clk_48mhz":{"max_time":57.12,"sim_time":1867.541467,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_walkthrough_rma":{"max_time":403.23,"sim_time":6847.634394000001,"passed":0,"total":1,"percent":0.0},"chip_sw_lc_walkthrough_testunlocks":{"max_time":1683.1,"sim_time":33208.328456,"passed":1,"total":1,"percent":100.0},"chip_sw_rstmgr_sw_req":{"max_time":314.31,"sim_time":4842.496878999999,"passed":1,"total":1,"percent":100.0},"chip_sw_rstmgr_sw_rst":{"max_time":153.88,"sim_time":2590.34346,"passed":1,"total":1,"percent":100.0},"chip_sw_rstmgr_alert_info":{"max_time":947.75,"sim_time":13693.97025,"passed":1,"total":1,"percent":100.0},"chip_sw_rstmgr_cpu_info":{"max_time":321.31,"sim_time":4766.152768,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_full_aon_reset":{"max_time":76.13,"sim_time":2454.0393360000003,"passed":0,"total":1,"percent":0.0},"chip_sw_pwrmgr_main_power_glitch_reset":{"max_time":263.69,"sim_time":3684.07949,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_sysrst_ctrl_reset":{"max_time":751.38,"sim_time":8110.92125,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_all_reset_reqs":{"max_time":1025.35,"sim_time":11031.901205,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_random_sleep_all_reset_reqs":{"max_time":1547.16,"sim_time":23173.235171999997,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_deep_sleep_all_reset_reqs":{"max_time":365.14,"sim_time":10057.052,"passed":0,"total":1,"percent":0.0},"chip_sw_pwrmgr_normal_sleep_all_reset_reqs":{"max_time":939.59,"sim_time":12632.135927,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_deep_sleep_por_reset":{"max_time":254.65,"sim_time":7039.142,"passed":0,"total":1,"percent":0.0},"chip_sw_pwrmgr_normal_sleep_por_reset":{"max_time":327.14,"sim_time":6574.8161900000005,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_sleep_power_glitch_reset":{"max_time":147.92,"sim_time":2478.107735,"passed":0,"total":1,"percent":0.0},"chip_sw_pwrmgr_deep_sleep_power_glitch_reset":{"max_time":316.7,"sim_time":8107.409607999999,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_random_sleep_power_glitch_reset":{"max_time":399.2,"sim_time":8470.166,"passed":0,"total":1,"percent":0.0},"chip_sw_pwrmgr_sleep_disabled":{"max_time":226.11,"sim_time":3455.12633,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_usb_clk_disabled_when_active":{"max_time":333.36,"sim_time":5437.744986,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_timer_irq":{"max_time":162.87,"sim_time":3286.8432549999998,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_timer_systick_test":{"max_time":5380.12,"sim_time":38030.256193,"passed":1,"total":1,"percent":100.0},"chip_sw_sysrst_ctrl_inputs":{"max_time":152.23,"sim_time":2472.888171,"passed":1,"total":1,"percent":100.0},"chip_sw_sysrst_ctrl_in_irq":{"max_time":348.0,"sim_time":4874.251302000001,"passed":1,"total":1,"percent":100.0},"chip_sw_sysrst_ctrl_ulp_z3_wakeup":{"max_time":367.41,"sim_time":6575.129047,"passed":1,"total":1,"percent":100.0},"chip_sw_sysrst_ctrl_reset":{"max_time":1047.0,"sim_time":24560.674124,"passed":1,"total":1,"percent":100.0},"chip_sw_sysrst_ctrl_outputs":{"max_time":262.41,"sim_time":4128.551859,"passed":1,"total":1,"percent":100.0},"chip_sw_sysrst_ctrl_ec_rst_l":{"max_time":2449.69,"sim_time":20120.230385000003,"passed":1,"total":1,"percent":100.0},"chip_sw_aon_timer_irq":{"max_time":233.12,"sim_time":4233.4597730000005,"passed":1,"total":1,"percent":100.0},"chip_sw_aon_timer_sleep_wdog_sleep_pause":{"max_time":316.42,"sim_time":7554.545556,"passed":1,"total":1,"percent":100.0},"chip_sw_aon_timer_wdog_bite_reset":{"max_time":381.26,"sim_time":8213.5905,"passed":0,"total":1,"percent":0.0},"chip_sw_pwrmgr_wdog_reset":{"max_time":403.17,"sim_time":5036.1296059999995,"passed":1,"total":1,"percent":100.0},"chip_sw_aon_timer_wdog_lc_escalate":{"max_time":266.27,"sim_time":4225.71608,"passed":1,"total":1,"percent":100.0},"chip_sw_adc_ctrl_sleep_debug_cable_wakeup":{"max_time":3131.54,"sim_time":34622.48632900001,"passed":0,"total":1,"percent":0.0},"chip_sw_otbn_randomness":{"max_time":593.83,"sim_time":5983.71273,"passed":1,"total":1,"percent":100.0},"chip_sw_otbn_ecdsa_op_irq":{"max_time":3639.47,"sim_time":17444.548408,"passed":1,"total":1,"percent":100.0},"chip_sw_otbn_ecdsa_op_irq_jitter_en":{"max_time":3671.39,"sim_time":19360.352121,"passed":1,"total":1,"percent":100.0},"chip_sw_otbn_mem_scramble":{"max_time":313.37,"sim_time":4418.10583,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_core_ibex_rnd":{"max_time":522.48,"sim_time":4684.87893,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_core_ibex_nmi_irq":{"max_time":462.79,"sim_time":5528.448729000001,"passed":1,"total":1,"percent":100.0},"chip_sw_aes_enc":{"max_time":149.39,"sim_time":3393.4493909999997,"passed":1,"total":1,"percent":100.0},"chip_sw_aes_enc_jitter_en":{"max_time":140.49,"sim_time":2620.827302,"passed":1,"total":1,"percent":100.0},"chip_sw_aes_idle":{"max_time":184.68,"sim_time":3051.211154,"passed":1,"total":1,"percent":100.0},"chip_sw_aes_masking_off":{"max_time":169.68,"sim_time":2788.68325,"passed":1,"total":1,"percent":100.0},"chip_sw_alert_test":{"max_time":143.53,"sim_time":2759.067264,"passed":0,"total":1,"percent":0.0},"chip_sw_alert_handler_escalation":{"max_time":311.23,"sim_time":5804.934358,"passed":1,"total":1,"percent":100.0},"chip_sw_alert_handler_ping_timeout":{"max_time":220.63,"sim_time":4206.635,"passed":1,"total":1,"percent":100.0},"chip_sw_alert_handler_ping_ok":{"max_time":712.69,"sim_time":7504.92322,"passed":1,"total":1,"percent":100.0},"chip_sw_alert_handler_reverse_ping_in_deep_sleep":{"max_time":7790.09,"sim_time":255343.112593,"passed":1,"total":1,"percent":100.0},"chip_sw_alert_handler_lpg_sleep_mode_alerts":{"max_time":117.64,"sim_time":2425.303248,"passed":0,"total":1,"percent":0.0},"chip_sw_alert_handler_lpg_sleep_mode_pings":{"max_time":14400.1497741621,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"chip_sw_alert_handler_lpg_clkoff":{"max_time":801.24,"sim_time":6802.956662,"passed":1,"total":1,"percent":100.0},"chip_sw_alert_handler_lpg_reset_toggle":{"max_time":876.95,"sim_time":7511.8984740000005,"passed":1,"total":1,"percent":100.0},"chip_sw_alert_handler_entropy":{"max_time":162.86,"sim_time":3265.1534789999996,"passed":1,"total":1,"percent":100.0},"chip_sw_aes_entropy":{"max_time":183.12,"sim_time":3036.361304,"passed":1,"total":1,"percent":100.0},"chip_sw_entropy_src_kat_test":{"max_time":142.47,"sim_time":2556.0082859999998,"passed":1,"total":1,"percent":100.0},"chip_sw_edn_auto_mode":{"max_time":455.08,"sim_time":4250.84268,"passed":1,"total":1,"percent":100.0},"chip_sw_edn_boot_mode":{"max_time":294.82,"sim_time":2912.825202,"passed":1,"total":1,"percent":100.0},"chip_sw_edn_kat":{"max_time":229.43,"sim_time":2780.317435,"passed":1,"total":1,"percent":100.0},"chip_sw_edn_sw_mode":{"max_time":1300.87,"sim_time":10486.506942,"passed":1,"total":1,"percent":100.0},"chip_sw_csrng_lc_hw_debug_en_test":{"max_time":459.82,"sim_time":7473.378070000001,"passed":1,"total":1,"percent":100.0},"chip_sw_csrng_edn_concurrency":{"max_time":2560.58,"sim_time":15027.361252,"passed":1,"total":1,"percent":100.0},"chip_sw_csrng_kat_test":{"max_time":142.77,"sim_time":2804.825432,"passed":1,"total":1,"percent":100.0},"chip_sw_csrng_fuse_en_sw_app_read_test":{"max_time":164.07,"sim_time":3407.690088,"passed":0,"total":1,"percent":0.0},"chip_sw_entropy_src_ast_rng_req":{"max_time":121.7,"sim_time":2535.826023,"passed":1,"total":1,"percent":100.0},"chip_sw_entropy_src_csrng":{"max_time":2185.35,"sim_time":24865.336182,"passed":1,"total":1,"percent":100.0},"chip_sw_edn_entropy_reqs":{"max_time":559.18,"sim_time":6381.781161,"passed":1,"total":1,"percent":100.0},"chip_sw_edn_entropy_reqs_jitter":{"max_time":545.04,"sim_time":7659.223469,"passed":1,"total":1,"percent":100.0},"chip_sw_hmac_enc":{"max_time":185.76,"sim_time":3035.19304,"passed":1,"total":1,"percent":100.0},"chip_sw_hmac_enc_jitter_en":{"max_time":175.13,"sim_time":2846.634309,"passed":1,"total":1,"percent":100.0},"chip_sw_hmac_enc_idle":{"max_time":172.84,"sim_time":2748.12348,"passed":1,"total":1,"percent":100.0},"chip_sw_hmac_oneshot":{"max_time":1242.58,"sim_time":10299.023516000001,"passed":1,"total":1,"percent":100.0},"chip_sw_hmac_multistream":{"max_time":660.5,"sim_time":5193.310252,"passed":1,"total":1,"percent":100.0},"chip_sw_keymgr_key_derivation":{"max_time":830.22,"sim_time":8168.287016000001,"passed":1,"total":1,"percent":100.0},"chip_sw_keymgr_key_derivation_prod":{"max_time":1680.32,"sim_time":13122.53938,"passed":1,"total":1,"percent":100.0},"chip_sw_keymgr_key_derivation_jitter_en":{"max_time":1054.56,"sim_time":9952.910616000001,"passed":1,"total":1,"percent":100.0},"chip_sw_keymgr_sideload_kmac":{"max_time":1754.08,"sim_time":14242.810515000001,"passed":1,"total":1,"percent":100.0},"chip_sw_keymgr_sideload_aes":{"max_time":1135.42,"sim_time":9008.835954,"passed":1,"total":1,"percent":100.0},"chip_sw_keymgr_sideload_otbn":{"max_time":1888.28,"sim_time":10118.340448,"passed":1,"total":1,"percent":100.0},"chip_sw_kmac_mode_cshake":{"max_time":156.55,"sim_time":3189.055198,"passed":1,"total":1,"percent":100.0},"chip_sw_kmac_mode_kmac":{"max_time":209.13,"sim_time":3383.452434,"passed":1,"total":1,"percent":100.0},"chip_sw_kmac_mode_kmac_jitter_en":{"max_time":178.2,"sim_time":2935.123364,"passed":1,"total":1,"percent":100.0},"chip_sw_kmac_app_rom":{"max_time":147.88,"sim_time":3236.119534,"passed":1,"total":1,"percent":100.0},"chip_sw_kmac_idle":{"max_time":120.03999999999999,"sim_time":2240.113527,"passed":1,"total":1,"percent":100.0},"chip_sw_rom_ctrl_integrity_check":{"max_time":307.52,"sim_time":9022.562787,"passed":1,"total":1,"percent":100.0},"chip_sw_sram_ctrl_scrambled_access":{"max_time":375.86,"sim_time":5486.218054,"passed":1,"total":1,"percent":100.0},"chip_sw_sram_ctrl_scrambled_access_jitter_en":{"max_time":363.92,"sim_time":5436.043271,"passed":1,"total":1,"percent":100.0},"chip_sw_sram_ctrl_execution_main":{"max_time":505.57000000000005,"sim_time":7578.425144999999,"passed":1,"total":1,"percent":100.0},"chip_sw_sleep_sram_ret_contents_no_scramble":{"max_time":377.54,"sim_time":7045.53978,"passed":1,"total":1,"percent":100.0},"chip_sw_sleep_sram_ret_contents_scramble":{"max_time":552.11,"sim_time":9467.152534,"passed":1,"total":1,"percent":100.0},"chip_sw_sensor_ctrl_alert":{"max_time":509.53999999999996,"sim_time":7669.659275999999,"passed":1,"total":1,"percent":100.0},"chip_sw_sensor_ctrl_status":{"max_time":165.85,"sim_time":3339.7734530000002,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_sleep_sensor_ctrl_alert_wakeup":{"max_time":214.76,"sim_time":4405.99464,"passed":1,"total":1,"percent":100.0},"chip_sw_coremark":{"max_time":9665.76,"sim_time":71349.62611,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_b2b_sleep_reset_req":{"max_time":1303.14,"sim_time":28288.859544,"passed":1,"total":1,"percent":100.0},"chip_tl_errors":{"max_time":56.92,"sim_time":2452.573464,"passed":0,"total":1,"percent":0.0},"chip_prim_tl_access":{"max_time":180.68,"sim_time":5709.788234000001,"passed":1,"total":1,"percent":100.0},"chip_plic_all_irqs_0":{"max_time":568.13,"sim_time":5842.8383969999995,"passed":1,"total":1,"percent":100.0},"chip_plic_all_irqs_10":{"max_time":237.59,"sim_time":3326.4423939999997,"passed":1,"total":1,"percent":100.0},"chip_plic_all_irqs_20":{"max_time":375.46,"sim_time":4759.42978,"passed":1,"total":1,"percent":100.0},"chip_sw_plic_sw_irq":{"max_time":147.58,"sim_time":2985.613464,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_off_peri":{"max_time":645.55,"sim_time":11042.953496,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_off_aes_trans":{"max_time":298.98,"sim_time":5193.678904,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_off_hmac_trans":{"max_time":309.02,"sim_time":5122.4610729999995,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_off_kmac_trans":{"max_time":242.04,"sim_time":4159.783864,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_off_otbn_trans":{"max_time":264.58,"sim_time":4767.177197999999,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_external_clk_src_for_lc":{"max_time":310.29,"sim_time":7622.2353969999995,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_external_clk_src_for_sw_fast_test_unlocked0":{"max_time":357.14,"sim_time":4629.760109,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_external_clk_src_for_sw_slow_test_unlocked0":{"max_time":339.13,"sim_time":4305.327803,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_external_clk_src_for_sw_fast_dev":{"max_time":327.76,"sim_time":3990.681611,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_external_clk_src_for_sw_slow_dev":{"max_time":383.41,"sim_time":5134.333038,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_external_clk_src_for_sw_fast_rma":{"max_time":398.6,"sim_time":4213.914,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_external_clk_src_for_sw_slow_rma":{"max_time":333.03,"sim_time":4810.554316,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_reset_frequency":{"max_time":199.35,"sim_time":3233.86542,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_jitter_frequency":{"max_time":219.68,"sim_time":3294.322639,"passed":0,"total":1,"percent":0.0},"chip_sw_clkmgr_jitter":{"max_time":143.89,"sim_time":2518.5561940000002,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_sleep_frequency":{"max_time":288.43,"sim_time":4967.790056,"passed":1,"total":1,"percent":100.0},"chip_jtag_csr_rw":{"max_time":594.49,"sim_time":10028.563544999999,"passed":1,"total":1,"percent":100.0},"chip_jtag_mem_access":{"max_time":765.41,"sim_time":13215.295252,"passed":1,"total":1,"percent":100.0},"chip_sw_ast_clk_outputs":{"max_time":458.37,"sim_time":7032.9161699999995,"passed":1,"total":1,"percent":100.0},"chip_sw_lc_ctrl_program_error":{"max_time":278.34,"sim_time":5505.965002,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_normal_sleep_all_wake_ups":{"max_time":223.02,"sim_time":7632.370316,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_lowpower_cancel":{"max_time":218.23,"sim_time":3959.25384,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_deep_sleep_all_wake_ups":{"max_time":937.53,"sim_time":22523.087,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_random_sleep_all_wake_ups":{"max_time":1071.82,"sim_time":23714.440875,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_sleep_wake_5_bug":{"max_time":9.292756238952279,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"chip_sw_pwrmgr_sensor_ctrl_deep_sleep_wake_up":{"max_time":269.55,"sim_time":6056.43689,"passed":1,"total":1,"percent":100.0},"chip_rv_dm_ndm_reset_req":{"max_time":295.03,"sim_time":4919.007231,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_dm_ndm_reset_req_when_cpu_halted":{"max_time":221.43,"sim_time":3653.18142,"passed":0,"total":1,"percent":0.0},"chip_sw_rv_dm_access_after_wakeup":{"max_time":325.65,"sim_time":6064.367367,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_dm_access_after_escalation_reset":{"max_time":406.26,"sim_time":5861.357738,"passed":1,"total":1,"percent":100.0},"chip_tap_straps_dev":{"max_time":841.12,"sim_time":14199.339889,"passed":1,"total":1,"percent":100.0},"chip_tap_straps_testunlock0":{"max_time":336.36,"sim_time":6139.4049620000005,"passed":1,"total":1,"percent":100.0},"chip_tap_straps_rma":{"max_time":225.26,"sim_time":4288.12346,"passed":1,"total":1,"percent":100.0},"chip_tap_straps_prod":{"max_time":61.86999999999999,"sim_time":1930.795074,"passed":1,"total":1,"percent":100.0},"chip_rv_dm_lc_disabled":{"max_time":44.32,"sim_time":2385.576168,"passed":0,"total":1,"percent":0.0},"chip_sw_rv_core_ibex_address_translation":{"max_time":167.4,"sim_time":3258.680394,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_core_ibex_lockstep_glitch":{"max_time":167.69,"sim_time":2774.622359,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_core_ibex_icache_invalidate":{"max_time":151.31,"sim_time":2893.4030040000002,"passed":1,"total":1,"percent":100.0},"chip_sw_usb_ast_clk_calib":{"max_time":239.72,"sim_time":4082.17432,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_crash_alert":{"max_time":333.48,"sim_time":4635.946908,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_write_clear":{"max_time":164.49,"sim_time":2849.13081,"passed":1,"total":1,"percent":100.0},"chip_padctrl_attributes":{"max_time":195.85,"sim_time":4816.52128,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_jitter_reduced_freq":{"max_time":125.76,"sim_time":3224.675869,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_ops_jitter_en_reduced_freq":{"max_time":354.81,"sim_time":4870.344861,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_access_jitter_en_reduced_freq":{"max_time":622.51,"sim_time":7436.055349,"passed":1,"total":1,"percent":100.0},"chip_sw_otbn_ecdsa_op_irq_jitter_en_reduced_freq":{"max_time":3807.7000000000003,"sim_time":25379.0642,"passed":1,"total":1,"percent":100.0},"chip_sw_aes_enc_jitter_en_reduced_freq":{"max_time":130.31,"sim_time":3196.6324369999998,"passed":1,"total":1,"percent":100.0},"chip_sw_hmac_enc_jitter_en_reduced_freq":{"max_time":160.38,"sim_time":3490.937273,"passed":1,"total":1,"percent":100.0},"chip_sw_keymgr_key_derivation_jitter_en_reduced_freq":{"max_time":639.87,"sim_time":7275.019832,"passed":1,"total":1,"percent":100.0},"chip_sw_kmac_mode_kmac_jitter_en_reduced_freq":{"max_time":185.19,"sim_time":3161.2620970000003,"passed":1,"total":1,"percent":100.0},"chip_sw_sram_ctrl_scrambled_access_jitter_en_reduced_freq":{"max_time":388.58,"sim_time":5470.605898,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_init_reduced_freq":{"max_time":1176.2,"sim_time":19235.857796999997,"passed":1,"total":1,"percent":100.0},"chip_sw_csrng_edn_concurrency_reduced_freq":{"max_time":4118.61,"sim_time":34969.351321999995,"passed":1,"total":1,"percent":100.0},"chip_sw_power_idle_load":{"max_time":234.91,"sim_time":3867.041,"passed":0,"total":1,"percent":0.0},"chip_sw_power_sleep_load":{"max_time":166.4,"sim_time":2895.133,"passed":0,"total":1,"percent":0.0},"chip_sw_ast_clk_rst_inputs":{"max_time":632.14,"sim_time":9151.742472,"passed":0,"total":1,"percent":0.0},"chip_sw_power_virus":{"max_time":1089.18,"sim_time":6612.362224,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_scrambling_smoketest":{"max_time":154.41,"sim_time":2588.7590099999998,"passed":1,"total":1,"percent":100.0},"chip_sw_flash_ctrl_mem_protection":{"max_time":606.28,"sim_time":5673.503576,"passed":1,"total":1,"percent":100.0},"ate_bootstrap_flash_erase":{"max_time":559.26,"sim_time":10010.280001000001,"passed":0,"total":1,"percent":0.0},"ate_bootstrap_one_frame":{"max_time":6131.11,"sim_time":45412.7835,"passed":1,"total":1,"percent":100.0},"ate_bootstrap_disjoint":{"max_time":9667.49,"sim_time":84452.208426,"passed":1,"total":1,"percent":100.0},"rom_e2e_smoke":{"max_time":2805.91,"sim_time":15564.935835999999,"passed":1,"total":1,"percent":100.0},"rom_e2e_shutdown_exception_c":{"max_time":2830.18,"sim_time":14900.544574,"passed":1,"total":1,"percent":100.0},"rom_e2e_shutdown_output":{"max_time":2447.35,"sim_time":24648.668717999997,"passed":1,"total":1,"percent":100.0},"rom_e2e_boot_policy_valid_a_good_b_good_test_unlocked0":{"max_time":104.44568081200123,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_good_b_good_dev":{"max_time":14.51194673590362,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_good_b_good_prod":{"max_time":9.980883607640862,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_good_b_good_prod_end":{"max_time":12.653086867183447,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_good_b_good_rma":{"max_time":16.148608416318893,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_good_b_bad_test_unlocked0":{"max_time":105.01731988973916,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_good_b_bad_dev":{"max_time":40.01453936845064,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_good_b_bad_prod":{"max_time":20.697134733200073,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_good_b_bad_prod_end":{"max_time":63.279470387846224,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_good_b_bad_rma":{"max_time":20.312365971505642,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_bad_b_good_test_unlocked0":{"max_time":131.1353663392365,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_bad_b_good_dev":{"max_time":48.45883231423795,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_bad_b_good_prod":{"max_time":36.7628263309598,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_bad_b_good_prod_end":{"max_time":42.72141106426716,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_boot_policy_valid_a_bad_b_good_rma":{"max_time":17.392044065520167,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_bad_test_unlocked0":{"max_time":21.65,"sim_time":10.160001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_bad_dev":{"max_time":19.43,"sim_time":10.300001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_bad_prod":{"max_time":24.32,"sim_time":10.300001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_bad_prod_end":{"max_time":20.23,"sim_time":10.400001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_bad_rma":{"max_time":20.44,"sim_time":10.140001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_nothing_test_unlocked0":{"max_time":19.83,"sim_time":10.160001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_nothing_dev":{"max_time":20.08,"sim_time":10.400001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_nothing_prod":{"max_time":29.38,"sim_time":10.140001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_nothing_prod_end":{"max_time":19.63,"sim_time":10.100001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_bad_b_nothing_rma":{"max_time":21.41,"sim_time":10.280001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_nothing_b_bad_test_unlocked0":{"max_time":19.25,"sim_time":10.300001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_nothing_b_bad_dev":{"max_time":23.62,"sim_time":10.280001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_nothing_b_bad_prod":{"max_time":19.26,"sim_time":10.260001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_nothing_b_bad_prod_end":{"max_time":24.73,"sim_time":10.300001,"passed":0,"total":1,"percent":0.0},"rom_e2e_sigverify_always_a_nothing_b_bad_rma":{"max_time":20.26,"sim_time":10.200001,"passed":0,"total":1,"percent":0.0},"rom_e2e_asm_init_test_unlocked0":{"max_time":40.36748644337058,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_asm_init_dev":{"max_time":36.61766635067761,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_asm_init_prod":{"max_time":36.45396117866039,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_asm_init_prod_end":{"max_time":71.53500041551888,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_asm_init_rma":{"max_time":36.89905841462314,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_jtag_debug_test_unlocked0":{"max_time":226.17,"sim_time":4018.13505,"passed":0,"total":1,"percent":0.0},"rom_e2e_jtag_debug_dev":{"max_time":451.2,"sim_time":5988.1044,"passed":0,"total":1,"percent":0.0},"rom_e2e_jtag_debug_rma":{"max_time":465.74,"sim_time":6656.751848,"passed":0,"total":1,"percent":0.0},"rom_e2e_jtag_inject_test_unlocked0":{"max_time":73.42,"sim_time":2920.433141,"passed":0,"total":1,"percent":0.0},"rom_e2e_jtag_inject_dev":{"max_time":80.96,"sim_time":2726.5733020000002,"passed":0,"total":1,"percent":0.0},"rom_e2e_jtag_inject_rma":{"max_time":68.24,"sim_time":2123.710426,"passed":0,"total":1,"percent":0.0},"rom_e2e_static_critical":{"max_time":3070.28,"sim_time":16385.343846,"passed":1,"total":1,"percent":100.0},"rom_e2e_keymgr_init_rom_ext_meas":{"max_time":5674.42,"sim_time":30892.339050000002,"passed":1,"total":1,"percent":100.0},"rom_e2e_keymgr_init_rom_ext_no_meas":{"max_time":3084.09,"sim_time":18633.376632,"passed":0,"total":1,"percent":0.0},"rom_e2e_keymgr_init_rom_ext_invalid_meas":{"max_time":2911.2,"sim_time":17564.454074999998,"passed":0,"total":1,"percent":0.0},"rom_volatile_raw_unlock":{"max_time":87.13313803076744,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_raw_unlock":{"max_time":14.67284770309925,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_e2e_self_hash":{"max_time":26.161208359524608,"sim_time":0.0,"passed":0,"total":1,"percent":0.0},"rom_keymgr_functest":{"max_time":355.68,"sim_time":5923.007445,"passed":0,"total":1,"percent":0.0},"chip_sw_aes_smoketest":{"max_time":170.87,"sim_time":3710.76644,"passed":1,"total":1,"percent":100.0},"chip_sw_aon_timer_smoketest":{"max_time":157.28,"sim_time":3256.33951,"passed":1,"total":1,"percent":100.0},"chip_sw_clkmgr_smoketest":{"max_time":139.53,"sim_time":3342.9060600000003,"passed":1,"total":1,"percent":100.0},"chip_sw_csrng_smoketest":{"max_time":111.34,"sim_time":2706.7342000000003,"passed":1,"total":1,"percent":100.0},"chip_sw_entropy_src_smoketest":{"max_time":706.12,"sim_time":6480.38224,"passed":1,"total":1,"percent":100.0},"chip_sw_gpio_smoketest":{"max_time":211.89,"sim_time":3703.855556,"passed":1,"total":1,"percent":100.0},"chip_sw_hmac_smoketest":{"max_time":196.43,"sim_time":3049.078596,"passed":1,"total":1,"percent":100.0},"chip_sw_kmac_smoketest":{"max_time":206.67,"sim_time":3534.698094,"passed":1,"total":1,"percent":100.0},"chip_sw_otbn_smoketest":{"max_time":1459.28,"sim_time":10779.09068,"passed":1,"total":1,"percent":100.0},"chip_sw_otp_ctrl_smoketest":{"max_time":121.4,"sim_time":2315.2587200000003,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_smoketest":{"max_time":323.14,"sim_time":6258.476216,"passed":1,"total":1,"percent":100.0},"chip_sw_pwrmgr_usbdev_smoketest":{"max_time":342.84,"sim_time":7061.59244,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_plic_smoketest":{"max_time":139.82,"sim_time":3129.9828629999997,"passed":1,"total":1,"percent":100.0},"chip_sw_rv_timer_smoketest":{"max_time":221.99,"sim_time":3906.873474,"passed":1,"total":1,"percent":100.0},"chip_sw_rstmgr_smoketest":{"max_time":120.66999999999999,"sim_time":2428.67875,"passed":1,"total":1,"percent":100.0},"chip_sw_sram_ctrl_smoketest":{"max_time":170.17,"sim_time":3217.41428,"passed":1,"total":1,"percent":100.0},"chip_sw_uart_smoketest":{"max_time":159.48,"sim_time":2637.193592,"passed":1,"total":1,"percent":100.0},"xbar_smoke":{"max_time":5.89,"sim_time":164.594224,"passed":1,"total":1,"percent":100.0},"xbar_smoke_zero_delays":{"max_time":4.63,"sim_time":47.175046,"passed":1,"total":1,"percent":100.0},"xbar_smoke_large_delays":{"max_time":65.17,"sim_time":9345.793791,"passed":1,"total":1,"percent":100.0},"xbar_smoke_slow_rsp":{"max_time":63.220000000000006,"sim_time":6130.804289,"passed":1,"total":1,"percent":100.0},"xbar_random":{"max_time":22.45,"sim_time":928.4871069999999,"passed":1,"total":1,"percent":100.0},"xbar_random_zero_delays":{"max_time":16.73,"sim_time":192.40619800000002,"passed":1,"total":1,"percent":100.0},"xbar_random_large_delays":{"max_time":111.1,"sim_time":17536.295376,"passed":1,"total":1,"percent":100.0},"xbar_random_slow_rsp":{"max_time":180.31,"sim_time":19171.645579999997,"passed":1,"total":1,"percent":100.0},"xbar_access_same_device":{"max_time":98.91,"sim_time":3857.365941,"passed":1,"total":1,"percent":100.0},"xbar_access_same_device_slow_rsp":{"max_time":524.2,"sim_time":53973.477505999996,"passed":1,"total":1,"percent":100.0},"xbar_same_source":{"max_time":14.91,"sim_time":244.313133,"passed":1,"total":1,"percent":100.0},"xbar_error_random":{"max_time":23.77,"sim_time":907.484296,"passed":1,"total":1,"percent":100.0},"xbar_unmapped_addr":{"max_time":8.62,"sim_time":75.961061,"passed":1,"total":1,"percent":100.0},"xbar_error_and_unmapped_addr":{"max_time":10.04,"sim_time":84.430819,"passed":1,"total":1,"percent":100.0},"xbar_stress_all":{"max_time":11.26,"sim_time":380.608165,"passed":1,"total":1,"percent":100.0},"xbar_stress_all_with_rand_reset":{"max_time":170.53,"sim_time":622.6427389999999,"passed":1,"total":1,"percent":100.0},"xbar_stress_all_with_error":{"max_time":127.87999999999998,"sim_time":2541.250926,"passed":1,"total":1,"percent":100.0},"xbar_stress_all_with_reset_error":{"max_time":39.03,"sim_time":111.72258199999999,"passed":1,"total":1,"percent":100.0},"chip_csr_hw_reset":{"max_time":236.06,"sim_time":5528.7587889999995,"passed":1,"total":1,"percent":100.0},"chip_csr_rw":{"max_time":448.46,"sim_time":5780.213693,"passed":1,"total":1,"percent":100.0},"chip_csr_mem_rw_with_rand_reset":{"max_time":51.43,"sim_time":2735.476298,"passed":0,"total":1,"percent":0.0}},"passed":251,"total":329,"percent":76.2917933130699}},"passed":251,"total":329,"percent":76.2917933130699}},"coverage":{"code":{"block":null,"line_statement":94.08,"branch":92.49,"condition_expression":87.81,"toggle":91.24,"fsm":57.14},"assertion":97.25,"functional":51.25},"cov_report_page":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/cov_report/dashboard.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_FATAL @ * us: (sec_cm_pkg.sv:48) [sec_cm_pkg::find_sec_cm_if_proxy] no proxy with path *rstmgr_aon.u_d0_spi_host*.leaf_rst_path":[{"name":"chip_sw_rstmgr_rst_cnsty_escalation","qual_name":"0.chip_sw_rstmgr_rst_cnsty_escalation.93067179970583208132222197023155555715533213828390129678300374871760551817746","seed":93067179970583208132222197023155555715533213828390129678300374871760551817746,"line":301,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_rstmgr_rst_cnsty_escalation/latest/run.log","log_context":["UVM_INFO @  10.300001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (chip_sw_sleep_pin_mio_dio_val_vseq.sv:92) [chip_sw_sleep_pin_mio_dio_val_vseq] Check failed cfg.chip_vif.mios_if.pins[i] === exp (* [*] vs *xz [z]) for MIO[*]":[{"name":"chip_sw_sleep_pin_mio_dio_val","qual_name":"0.chip_sw_sleep_pin_mio_dio_val.113136185625930090381119781404969282191300907014689714334613464051539105344022","seed":113136185625930090381119781404969282191300907014689714334613464051539105344022,"line":456,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_sleep_pin_mio_dio_val/latest/run.log","log_context":["UVM_INFO @ 3767.415000 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (sw_logger_if.sv:526) [spi_passthrough_test_sim_dv(sw/device/tests/sim_dv/spi_passthrough_test.c:382)] CHECK-fail: irq == kDtSpiDeviceIrqUploadCmdfifoNotEmpty":[{"name":"chip_sw_spi_device_pass_through_collision","qual_name":"0.chip_sw_spi_device_pass_through_collision.28569215624656988356079690950515463410779884371445469359805631547687634273202","seed":28569215624656988356079690950515463410779884371445469359805631547687634273202,"line":327,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_spi_device_pass_through_collision/latest/run.log","log_context":["UVM_INFO @ 3517.893950 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (sw_logger_if.sv:526) [flash_ctrl_lc_rw_en_test_sim_dv(sw/device/lib/testing/test_framework/ottf_alerts.c:172)] ERROR: Alert * is asserted but not expected":[{"name":"chip_sw_flash_ctrl_lc_rw_en","qual_name":"0.chip_sw_flash_ctrl_lc_rw_en.42906544971800098919053125371463029562840996386171793015676807048871242527570","seed":42906544971800098919053125371463029562840996386171793015676807048871242527570,"line":314,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_flash_ctrl_lc_rw_en/latest/run.log","log_context":["UVM_INFO @ 3559.502204 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (sw_logger_if.sv:526) [otp_ctrl_lc_signals_test_sim_dv(sw/device/lib/testing/otp_ctrl_testutils.c:39)] Expected a DAI error for access to *":[{"name":"chip_sw_otp_ctrl_lc_signals_rma","qual_name":"0.chip_sw_otp_ctrl_lc_signals_rma.23473451367873575560817556012417000565148333152775133649035099720053486022062","seed":23473451367873575560817556012417000565148333152775133649035099720053486022062,"line":347,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_otp_ctrl_lc_signals_rma/latest/run.log","log_context":["UVM_INFO @ 6384.504296 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"Offending '(!$fell(lc_ctrl_pkg::lc_tx_test_true_strict(lc_init_done_o)))'":[{"name":"chip_sw_otp_ctrl_escalation","qual_name":"0.chip_sw_otp_ctrl_escalation.99418036565276489404814858069916743740338259629425147581427937685937491050602","seed":99418036565276489404814858069916743740338259629425147581427937685937491050602,"line":321,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_otp_ctrl_escalation/latest/run.log","log_context":["UVM_ERROR @ 3477.536476 us: (lc_ctrl.sv:884) [ASSERT FAILED] LcInitDoneSticky_A\n","UVM_INFO @ 3477.536476 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]},{"name":"chip_sw_csrng_fuse_en_sw_app_read_test","qual_name":"0.chip_sw_csrng_fuse_en_sw_app_read_test.12698177155154132613554108962191204672647061907309682539863998399739335798104","seed":12698177155154132613554108962191204672647061907309682539863998399739335798104,"line":317,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_csrng_fuse_en_sw_app_read_test/latest/run.log","log_context":["UVM_ERROR @ 3407.690088 us: (lc_ctrl.sv:884) [ASSERT FAILED] LcInitDoneSticky_A\n","UVM_INFO @ 3407.690088 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}],"UVM_FATAL @ * us: (mem_bkdr_util.sv:658) [mem_bkdr_util[Otp]] file otp_img_test_unlocked0_manuf_empty.*.vmem could not be opened for r mode":[{"name":"chip_sw_otp_ctrl_rot_auth_config","qual_name":"0.chip_sw_otp_ctrl_rot_auth_config.93270817895839590715726248544249449050253595175033802828253243924711205057006","seed":93270817895839590715726248544249449050253595175033802828253243924711205057006,"line":282,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_otp_ctrl_rot_auth_config/latest/run.log","log_context":["UVM_INFO @   0.000000 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (sw_logger_if.sv:526) [lc_walkthrough_test_sim_dv(sw/device/lib/testing/test_framework/ottf_alerts.c:172)] ERROR: Alert * is asserted but not expected":[{"name":"chip_sw_lc_walkthrough_dev","qual_name":"0.chip_sw_lc_walkthrough_dev.84252569341100039334739513712263915851157327290855283994977556616698138469133","seed":84252569341100039334739513712263915851157327290855283994977556616698138469133,"line":369,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_lc_walkthrough_dev/latest/run.log","log_context":["UVM_INFO @ 11012.726976 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"chip_sw_lc_walkthrough_prod","qual_name":"0.chip_sw_lc_walkthrough_prod.9116643176634943298394368185237926608308528020717135072189471607792948608531","seed":9116643176634943298394368185237926608308528020717135072189471607792948608531,"line":369,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_lc_walkthrough_prod/latest/run.log","log_context":["UVM_INFO @ 8761.453636 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"chip_sw_lc_walkthrough_rma","qual_name":"0.chip_sw_lc_walkthrough_rma.22405506483565797433310425871531262174657338188355624835676749751301058369367","seed":22405506483565797433310425871531262174657338188355624835676749751301058369367,"line":341,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_lc_walkthrough_rma/latest/run.log","log_context":["UVM_INFO @ 6847.634394 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"Offending '((~rst_ni) === (~seed_en_q))'":[{"name":"chip_sw_pwrmgr_full_aon_reset","qual_name":"0.chip_sw_pwrmgr_full_aon_reset.87083505346859658282389162092600660349850680759734819292005701360161227894499","seed":87083505346859658282389162092600660349850680759734819292005701360161227894499,"line":308,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_pwrmgr_full_aon_reset/latest/run.log","log_context":["UVM_ERROR @ 2454.039336 us: (otbn_rnd.sv:233) [ASSERT FAILED] UrndNoReseedOnReset_A\n","UVM_INFO @ 2454.039336 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}],"Offending '(rstreqs[*] && (reset_cause == HwReq))'":[{"name":"chip_sw_pwrmgr_deep_sleep_all_reset_reqs","qual_name":"0.chip_sw_pwrmgr_deep_sleep_all_reset_reqs.47894639414498918876259856023901454763237675155027025489861325703352567575513","seed":47894639414498918876259856023901454763237675155027025489861325703352567575513,"line":332,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_pwrmgr_deep_sleep_all_reset_reqs/latest/run.log","log_context":["UVM_ERROR @ 10057.052000 us: (pwrmgr_rstreqs_sva_if.sv:49) [ASSERT FAILED] HwResetOn_A\n","UVM_INFO @ 10057.052000 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]},{"name":"chip_sw_pwrmgr_deep_sleep_por_reset","qual_name":"0.chip_sw_pwrmgr_deep_sleep_por_reset.49627973074462825254690115897069961424820684998418661068447143216065375430420","seed":49627973074462825254690115897069961424820684998418661068447143216065375430420,"line":330,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_pwrmgr_deep_sleep_por_reset/latest/run.log","log_context":["UVM_ERROR @ 7039.142000 us: (pwrmgr_rstreqs_sva_if.sv:49) [ASSERT FAILED] HwResetOn_A\n","UVM_INFO @ 7039.142000 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]},{"name":"chip_sw_pwrmgr_random_sleep_power_glitch_reset","qual_name":"0.chip_sw_pwrmgr_random_sleep_power_glitch_reset.97983839006468807149536872974127694974574553048900762170565026752955297760965","seed":97983839006468807149536872974127694974574553048900762170565026752955297760965,"line":333,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_pwrmgr_random_sleep_power_glitch_reset/latest/run.log","log_context":["UVM_ERROR @ 8470.166000 us: (pwrmgr_rstreqs_sva_if.sv:49) [ASSERT FAILED] HwResetOn_A\n","UVM_INFO @ 8470.166000 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]},{"name":"chip_sw_aon_timer_wdog_bite_reset","qual_name":"0.chip_sw_aon_timer_wdog_bite_reset.58702220947959686037288308209009498644611368919116421816588741948584733148673","seed":58702220947959686037288308209009498644611368919116421816588741948584733148673,"line":324,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_aon_timer_wdog_bite_reset/latest/run.log","log_context":["UVM_ERROR @ 8213.590500 us: (pwrmgr_rstreqs_sva_if.sv:49) [ASSERT FAILED] HwResetOn_A\n","UVM_INFO @ 8213.590500 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}],"Offending '(!$fell((pwrmgr_data_o.done == MuBi4True)))'":[{"name":"chip_sw_pwrmgr_sleep_power_glitch_reset","qual_name":"0.chip_sw_pwrmgr_sleep_power_glitch_reset.44446907412731471708949767350065762447685668327002333697929845750378605292948","seed":44446907412731471708949767350065762447685668327002333697929845750378605292948,"line":313,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_pwrmgr_sleep_power_glitch_reset/latest/run.log","log_context":["UVM_ERROR @ 2478.107735 us: (rom_ctrl.sv:577) [ASSERT FAILED] PwrmgrDataChk_A\n","UVM_INFO @ 2478.107735 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}],"UVM_ERROR @ * us: (chip_sw_base_vseq.sv:322) virtual_sequencer [chip_sw_adc_ctrl_sleep_debug_cable_wakeup_vseq] SW TEST TIMED OUT. STATE: SwTestStatusInTest, TIMEOUT = * ns":[{"name":"chip_sw_adc_ctrl_sleep_debug_cable_wakeup","qual_name":"0.chip_sw_adc_ctrl_sleep_debug_cable_wakeup.62046489671530935414944149074300575894056520451439547325826563586613391701990","seed":62046489671530935414944149074300575894056520451439547325826563586613391701990,"line":337,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_adc_ctrl_sleep_debug_cable_wakeup/latest/run.log","log_context":["\n","UVM_INFO @ 34622.486329 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}],"UVM_ERROR @ * us: (sw_logger_if.sv:526) [alert_test_sim_dv(hw/top_earlgrey/sw/autogen/tests/alert_test.c:352)] CHECK-fail: Expect alert *!":[{"name":"chip_sw_alert_test","qual_name":"0.chip_sw_alert_test.54012584016174666424853836360245923923040824398641267444736860609510256493262","seed":54012584016174666424853836360245923923040824398641267444736860609510256493262,"line":312,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_alert_test/latest/run.log","log_context":["UVM_INFO @ 2759.067264 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (sw_logger_if.sv:526) [alert_handler_lpg_sleep_mode_alerts_test_sim_dv(sw/device/lib/testing/ret_sram_testutils.c:67)] CHECK-fail: testing_utilities != ((void*)0)":[{"name":"chip_sw_alert_handler_lpg_sleep_mode_alerts","qual_name":"0.chip_sw_alert_handler_lpg_sleep_mode_alerts.21823656193002565221869842311882902805890630213653190648640984253531352847421","seed":21823656193002565221869842311882902805890630213653190648640984253531352847421,"line":308,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_alert_handler_lpg_sleep_mode_alerts/latest/run.log","log_context":["UVM_INFO @ 2425.303248 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"Job timed out after * minutes":[{"name":"chip_sw_alert_handler_lpg_sleep_mode_pings","qual_name":"0.chip_sw_alert_handler_lpg_sleep_mode_pings.74524883919249031706377054313217562172400183104089310267358311764978674329929","seed":74524883919249031706377054313217562172400183104089310267358311764978674329929,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_alert_handler_lpg_sleep_mode_pings/latest/run.log","log_context":[]}],"UVM_ERROR @ * us: (cip_base_scoreboard.sv:575) scoreboard [scoreboard] On interface chip_reg_block, item had unexpected d_error value(predicted *, but saw *).":[{"name":"chip_tl_errors","qual_name":"0.chip_tl_errors.17243857213835836840627509639988269602964746540692274079567457116037795276928","seed":17243857213835836840627509639988269602964746540692274079567457116037795276928,"line":217,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_tl_errors/latest/run.log","log_context":[" TL item was: req: (cip_tl_seq_item@32758) { a_addr: 'h10418  a_data: 'hdc4b71c6  a_mask: 'hf  a_size: 'h2  a_param: 'h0  a_source: 'h2a  a_opcode: 'h4  a_user: 'h1a5ba  d_param: 'h0  d_source: 'h2a  d_data: 'h0  d_size: 'h2  d_opcode: 'h1  d_error: 'h0  d_sink: 'h0  d_user: 'hd2a  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{\"Fetch from CSR\"} .\n","UVM_INFO @ 2452.573464 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]},{"name":"chip_csr_mem_rw_with_rand_reset","qual_name":"0.chip_csr_mem_rw_with_rand_reset.77052700833498933793847481212981519806763124253384677211465011411329115985231","seed":77052700833498933793847481212981519806763124253384677211465011411329115985231,"line":229,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_csr_mem_rw_with_rand_reset/latest/run.log","log_context":[" TL item was: req: (cip_tl_seq_item@31850) { a_addr: 'h1065c  a_data: 'hacca26a0  a_mask: 'hf  a_size: 'h2  a_param: 'h0  a_source: 'h20  a_opcode: 'h4  a_user: 'h18ae6  d_param: 'h0  d_source: 'h20  d_data: 'h0  d_size: 'h2  d_opcode: 'h1  d_error: 'h0  d_sink: 'h0  d_user: 'hd2a  a_valid_delay: 'h0  d_valid_delay: 'h0  a_valid_len: 'h0  d_valid_len: 'h0  req_abort_after_a_valid_len: 'h0  rsp_abort_after_d_valid_len: 'h0  req_completed: 'h0  rsp_completed: 'h0  tl_intg_err_type: TlIntgErrNone  max_ecc_errors: 'h3  } \n"," Reasons for predicted error: '{\"Fetch from CSR\"} .\n","UVM_INFO @ 2735.476298 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]}],"UVM_ERROR @ * us: (sw_logger_if.sv:526) [clkmgr_jitter_frequency_test_sim_dv(sw/device/lib/testing/test_framework/ottf_alerts.c:172)] ERROR: Alert * is asserted but not expected":[{"name":"chip_sw_clkmgr_jitter_frequency","qual_name":"0.chip_sw_clkmgr_jitter_frequency.32391860507143151310616104138573604795137261043538231198116412889870739472451","seed":32391860507143151310616104138573604795137261043538231198116412889870739472451,"line":348,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_clkmgr_jitter_frequency/latest/run.log","log_context":["UVM_INFO @ 3294.322639 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"Some pass patterns missing: ['^TEST PASSED (UVM_)?CHECKS$']":[{"name":"chip_sw_pwrmgr_sleep_wake_5_bug","qual_name":"0.chip_sw_pwrmgr_sleep_wake_5_bug.70541778893032647413245761842408565763004311312328204850352887097659530467378","seed":70541778893032647413245761842408565763004311312328204850352887097659530467378,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_pwrmgr_sleep_wake_5_bug/latest/run.log","log_context":["\n","---- STDERR ----\n","Another command (pid=2088131) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/tests:pwrmgr_sleep_wake_5_bug_test_sim_dv': no such target '//sw/device/tests:pwrmgr_sleep_wake_5_bug_test_sim_dv': target 'pwrmgr_sleep_wake_5_bug_test_sim_dv' not declared in package 'sw/device/tests' defined by /nightly/current_run/opentitan/sw/device/tests/BUILD\n","ERROR: no such target '//sw/device/tests:pwrmgr_sleep_wake_5_bug_test_sim_dv': target 'pwrmgr_sleep_wake_5_bug_test_sim_dv' not declared in package 'sw/device/tests' defined by /nightly/current_run/opentitan/sw/device/tests/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_good_test_unlocked0","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_good_test_unlocked0.102848918684255061084041646427711235030898048159987662076345466532306276975658","seed":102848918684255061084041646427711235030898048159987662076345466532306276975658,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_good_test_unlocked0/latest/run.log","log_context":["Another command (pid=559740) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=478213) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=457294) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_good_dev","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_good_dev.4531569585630950186630095949045885036322429872412598544664935160371913748235","seed":4531569585630950186630095949045885036322429872412598544664935160371913748235,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_good_dev/latest/run.log","log_context":["\n","---- STDERR ----\n","Another command (pid=590101) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_good_prod","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_good_prod.32664362250629849932767935379814823238178843767103548801576380514362152701905","seed":32664362250629849932767935379814823238178843767103548801576380514362152701905,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_good_prod/latest/run.log","log_context":["\n","---- STDERR ----\n","Another command (pid=590101) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_good_prod_end","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_good_prod_end.10412189779940747300826086015132360218354062292483865252599636484695700666133","seed":10412189779940747300826086015132360218354062292483865252599636484695700666133,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_good_prod_end/latest/run.log","log_context":["Another command (pid=570962) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=625506) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=548510) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_good_rma","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_good_rma.899575469757842574463068801511433160253117921377422405451233845206034859119","seed":899575469757842574463068801511433160253117921377422405451233845206034859119,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_good_rma/latest/run.log","log_context":["Another command (pid=635232) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=634160) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=636268) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_bad_test_unlocked0","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_bad_test_unlocked0.98364340394071085112491781258090621151997763318059319998679192520057531953419","seed":98364340394071085112491781258090621151997763318059319998679192520057531953419,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_bad_test_unlocked0/latest/run.log","log_context":["Another command (pid=461587) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=558066) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=440972) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_bad_dev","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_bad_dev.9122998537928193183252823390685727729341768019973293511998877246524134222090","seed":9122998537928193183252823390685727729341768019973293511998877246524134222090,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_bad_dev/latest/run.log","log_context":["Another command (pid=629409) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=508480) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=634464) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_bad_prod","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_bad_prod.71482149741311571762091288056517623402944820969122138043999465501725039585168","seed":71482149741311571762091288056517623402944820969122138043999465501725039585168,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_bad_prod/latest/run.log","log_context":["Another command (pid=590101) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=591436) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=556464) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_bad_prod_end","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_bad_prod_end.101462448339984574166284865554271855048164589365720074783950482905192440257990","seed":101462448339984574166284865554271855048164589365720074783950482905192440257990,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_bad_prod_end/latest/run.log","log_context":["Another command (pid=678021) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=478086) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=703783) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_good_b_bad_rma","qual_name":"0.rom_e2e_boot_policy_valid_a_good_b_bad_rma.16831328631105974932176990742929234531067527222304748496366182198459364977358","seed":16831328631105974932176990742929234531067527222304748496366182198459364977358,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_good_b_bad_rma/latest/run.log","log_context":["Another command (pid=552460) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=575358) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=590474) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_bad_b_good_test_unlocked0","qual_name":"0.rom_e2e_boot_policy_valid_a_bad_b_good_test_unlocked0.81778329564968496023270627628606187997637191316000769549924607428223997371512","seed":81778329564968496023270627628606187997637191316000769549924607428223997371512,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_bad_b_good_test_unlocked0/latest/run.log","log_context":["Another command (pid=602558) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=591436) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=556464) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_bad_b_good_dev","qual_name":"0.rom_e2e_boot_policy_valid_a_bad_b_good_dev.91080841256645032711060543952745973361073875209276198084429752665966327906856","seed":91080841256645032711060543952745973361073875209276198084429752665966327906856,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_bad_b_good_dev/latest/run.log","log_context":["\n","---- STDERR ----\n","Another command (pid=618272) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_bad_b_good_prod","qual_name":"0.rom_e2e_boot_policy_valid_a_bad_b_good_prod.29645820263132158096725847204475228220417392409750567904498224684290951454176","seed":29645820263132158096725847204475228220417392409750567904498224684290951454176,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_bad_b_good_prod/latest/run.log","log_context":["Another command (pid=605065) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=594523) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=615684) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_bad_b_good_prod_end","qual_name":"0.rom_e2e_boot_policy_valid_a_bad_b_good_prod_end.74117272162045672309454247760570802745622202165853044631040271298070799071703","seed":74117272162045672309454247760570802745622202165853044631040271298070799071703,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_bad_b_good_prod_end/latest/run.log","log_context":["Another command (pid=629409) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=611978) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=508480) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_boot_policy_valid_a_bad_b_good_rma","qual_name":"0.rom_e2e_boot_policy_valid_a_bad_b_good_rma.19201453415853355561858026696205646651670859649168863713678761372101233138512","seed":19201453415853355561858026696205646651670859649168863713678761372101233138512,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_boot_policy_valid_a_bad_b_good_rma/latest/run.log","log_context":["Another command (pid=579356) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=583998) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=585314) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_b_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_asm_init_test_unlocked0","qual_name":"0.rom_e2e_asm_init_test_unlocked0.35180600268611103808766547658554557349780703393796668475306084669480385015539","seed":35180600268611103808766547658554557349780703393796668475306084669480385015539,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_asm_init_test_unlocked0/latest/run.log","log_context":["Another command (pid=447667) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=396129) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=448833) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_asm_init_dev","qual_name":"0.rom_e2e_asm_init_dev.22482585514918899003001099281205996216273743499134179106771570336349904462681","seed":22482585514918899003001099281205996216273743499134179106771570336349904462681,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_asm_init_dev/latest/run.log","log_context":["\n","---- STDERR ----\n","Another command (pid=449463) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_asm_init_prod","qual_name":"0.rom_e2e_asm_init_prod.19093782798046007145778289566153642252590649783864619431946188737381551878116","seed":19093782798046007145778289566153642252590649783864619431946188737381551878116,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_asm_init_prod/latest/run.log","log_context":["Another command (pid=472256) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=550438) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=449941) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_asm_init_prod_end","qual_name":"0.rom_e2e_asm_init_prod_end.77537762171841562843162808590735684935709100005439494256725381702015579181410","seed":77537762171841562843162808590735684935709100005439494256725381702015579181410,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_asm_init_prod_end/latest/run.log","log_context":["Another command (pid=641195) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=586866) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=643754) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_asm_init_rma","qual_name":"0.rom_e2e_asm_init_rma.78423014209754350586378005237451735955666005373218628196391675957014485106936","seed":78423014209754350586378005237451735955666005373218628196391675957014485106936,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_asm_init_rma/latest/run.log","log_context":["Another command (pid=567726) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=573077) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=434632) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_prod_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_volatile_raw_unlock","qual_name":"0.rom_volatile_raw_unlock.102329262322840206171135798340641990448795025666274206705409317242056320315184","seed":102329262322840206171135798340641990448795025666274206705409317242056320315184,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_volatile_raw_unlock/latest/run.log","log_context":["Another command (pid=487793) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=559740) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=478213) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_raw_unlock","qual_name":"0.rom_raw_unlock.1389539347843095384659186148224147115682156744826856645204675871534973430486","seed":1389539347843095384659186148224147115682156744826856645204675871534973430486,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_raw_unlock/latest/run.log","log_context":["\n","---- STDERR ----\n","Another command (pid=396129) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e:empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv': target 'empty_test_slot_a_fake_ecdsa_test_key_0_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]},{"name":"rom_e2e_self_hash","qual_name":"0.rom_e2e_self_hash.38546961585465552193803840622870911456538152006761300127493280047449018994926","seed":38546961585465552193803840622870911456538152006761300127493280047449018994926,"line":null,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_self_hash/latest/run.log","log_context":["Another command (pid=447667) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=396129) is running. Waiting for it to complete on the server (server_pid=296592)...\n","Another command (pid=448833) is running. Waiting for it to complete on the server (server_pid=296592)...\n","WARNING: Target pattern parsing failed.\n","ERROR: Skipping '//sw/device/silicon_creator/rom/e2e/release:rom_e2e_self_hash_test_sim_dv': no such target '//sw/device/silicon_creator/rom/e2e/release:rom_e2e_self_hash_test_sim_dv': target 'rom_e2e_self_hash_test_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e/release' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/release/BUILD\n","ERROR: no such target '//sw/device/silicon_creator/rom/e2e/release:rom_e2e_self_hash_test_sim_dv': target 'rom_e2e_self_hash_test_sim_dv' not declared in package 'sw/device/silicon_creator/rom/e2e/release' defined by /nightly/current_run/opentitan/sw/device/silicon_creator/rom/e2e/release/BUILD\n","ERROR: Build did NOT complete successfully\n","\n","_run_cmd -> had a non-zero return code of 1.\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:58: sw_build] Error 1\n"]}],"Error-[NOA] Null object access":[{"name":"chip_sw_rv_dm_ndm_reset_req_when_cpu_halted","qual_name":"0.chip_sw_rv_dm_ndm_reset_req_when_cpu_halted.51128138786341670318472369278514689662291850586465873042319544255549029741325","seed":51128138786341670318472369278514689662291850586465873042319544255549029741325,"line":332,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_rv_dm_ndm_reset_req_when_cpu_halted/latest/run.log","log_context":["src/lowrisc_dv_jtag_dmi_agent_0/jtag_rv_debugger.sv, 1108\n","  The object at dereference depth 1 is being used before it was \n","  constructed/allocated.\n","  Please make sure that the object is allocated before using it. \n"]},{"name":"rom_e2e_jtag_debug_test_unlocked0","qual_name":"0.rom_e2e_jtag_debug_test_unlocked0.100999645377130106524501537569047718680383413813124736077990431731223701041653","seed":100999645377130106524501537569047718680383413813124736077990431731223701041653,"line":319,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_jtag_debug_test_unlocked0/latest/run.log","log_context":["src/lowrisc_dv_jtag_dmi_agent_0/jtag_rv_debugger.sv, 1078\n","  The object at dereference depth 1 is being used before it was \n","  constructed/allocated.\n","  Please make sure that the object is allocated before using it. \n"]},{"name":"rom_e2e_jtag_debug_dev","qual_name":"0.rom_e2e_jtag_debug_dev.71729572834437978487341277867884407326619712682610190279980930277568544596524","seed":71729572834437978487341277867884407326619712682610190279980930277568544596524,"line":352,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_jtag_debug_dev/latest/run.log","log_context":["src/lowrisc_dv_jtag_dmi_agent_0/jtag_rv_debugger.sv, 903\n","  The object at dereference depth 1 is being used before it was \n","  constructed/allocated.\n","  Please make sure that the object is allocated before using it. \n"]},{"name":"rom_e2e_jtag_debug_rma","qual_name":"0.rom_e2e_jtag_debug_rma.1631371708194192936562920543015298927345699033656589950799262036729714105593","seed":1631371708194192936562920543015298927345699033656589950799262036729714105593,"line":352,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_jtag_debug_rma/latest/run.log","log_context":["src/lowrisc_dv_jtag_dmi_agent_0/jtag_rv_debugger.sv, 903\n","  The object at dereference depth 1 is being used before it was \n","  constructed/allocated.\n","  Please make sure that the object is allocated before using it. \n"]},{"name":"rom_e2e_jtag_inject_test_unlocked0","qual_name":"0.rom_e2e_jtag_inject_test_unlocked0.844727125119426132395745765244507257790165232493255244036956572888795705367","seed":844727125119426132395745765244507257790165232493255244036956572888795705367,"line":305,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_jtag_inject_test_unlocked0/latest/run.log","log_context":["src/lowrisc_dv_jtag_dmi_agent_0/jtag_rv_debugger.sv, 1078\n","  The object at dereference depth 1 is being used before it was \n","  constructed/allocated.\n","  Please make sure that the object is allocated before using it. \n"]},{"name":"rom_e2e_jtag_inject_dev","qual_name":"0.rom_e2e_jtag_inject_dev.51955257785349828633861484874446365515813509321013450688741330244685526768283","seed":51955257785349828633861484874446365515813509321013450688741330244685526768283,"line":305,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_jtag_inject_dev/latest/run.log","log_context":["src/lowrisc_dv_jtag_dmi_agent_0/jtag_rv_debugger.sv, 1078\n","  The object at dereference depth 1 is being used before it was \n","  constructed/allocated.\n","  Please make sure that the object is allocated before using it. \n"]},{"name":"rom_e2e_jtag_inject_rma","qual_name":"0.rom_e2e_jtag_inject_rma.60577467704858829343436817704485067098505788699736345147239188365790512338434","seed":60577467704858829343436817704485067098505788699736345147239188365790512338434,"line":303,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_jtag_inject_rma/latest/run.log","log_context":["src/lowrisc_dv_jtag_dmi_agent_0/jtag_rv_debugger.sv, 1108\n","  The object at dereference depth 1 is being used before it was \n","  constructed/allocated.\n","  Please make sure that the object is allocated before using it. \n"]}],"UVM_ERROR @ * us: (cip_base_vseq.sv:660) [chip_rv_dm_lc_disabled_vseq] Check failed masked_data == exp_data (* [*] vs * [*]) addr * read out mismatch":[{"name":"chip_rv_dm_lc_disabled","qual_name":"0.chip_rv_dm_lc_disabled.96995999464177949825547911538585069454745315107403997133569845897017345746610","seed":96995999464177949825547911538585069454745315107403997133569845897017345746610,"line":220,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_rv_dm_lc_disabled/latest/run.log","log_context":["UVM_INFO @ 2385.576168 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (chip_sw_power_idle_load_vseq.sv:91) virtual_sequencer [chip_sw_power_idle_load_vseq] PWMCH* : pkt* Clock period is wrong. rcv : * exp : *":[{"name":"chip_sw_power_idle_load","qual_name":"0.chip_sw_power_idle_load.2182185030931778700024910606567121240051615454174105117074513534277190934566","seed":2182185030931778700024910606567121240051615454174105117074513534277190934566,"line":317,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_power_idle_load/latest/run.log","log_context":["UVM_INFO @ 3867.041000 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (chip_sw_power_sleep_load_vseq.sv:114) virtual_sequencer [chip_sw_power_sleep_load_vseq] PWMCH* : pkt* Clock period is wrong. rcv : * exp : *":[{"name":"chip_sw_power_sleep_load","qual_name":"0.chip_sw_power_sleep_load.24540588997418055273457352256831360745619621735665774683582687268443442078594","seed":24540588997418055273457352256831360745619621735665774683582687268443442078594,"line":323,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_power_sleep_load/latest/run.log","log_context":["UVM_INFO @ 2895.133000 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (sw_logger_if.sv:526) [ast_clk_rst_inputs_sim_dv(sw/device/lib/testing/autogen/isr_testutils.c:41)] CHECK-fail: Only adc_ctrl IRQ * expected to fire. Actual IRQ state = *":[{"name":"chip_sw_ast_clk_rst_inputs","qual_name":"0.chip_sw_ast_clk_rst_inputs.12988454685702818544951451567448900798909299590860892743983659809457882062189","seed":12988454685702818544951451567448900798909299590860892743983659809457882062189,"line":332,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.chip_sw_ast_clk_rst_inputs/latest/run.log","log_context":["UVM_INFO @ 9151.742472 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ * us: (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout chip_reg_block.spi_device.cmd_info_*.opcode (addr=*, Comparison=CompareOpEq, exp_data=*, call_count=1)":[{"name":"ate_bootstrap_flash_erase","qual_name":"0.ate_bootstrap_flash_erase.7804292978901394898243565747049327172778377646700058689020727233506924643862","seed":7804292978901394898243565747049327172778377646700058689020727233506924643862,"line":272,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.ate_bootstrap_flash_erase/latest/run.log","log_context":["UVM_INFO @ 10010.280001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ * us: (mem_bkdr_util.sv:658) [mem_bkdr_util[FlashBank0Data]] file empty_test_slot_a_corrupted_sim_dv.fake_ecdsa_test_key_*.signed.*.scr.vmem could not be opened for r mode":[{"name":"rom_e2e_sigverify_always_a_bad_b_bad_test_unlocked0","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_bad_test_unlocked0.33931113851325788586015384077387997041862997194797722209250047609920002843150","seed":33931113851325788586015384077387997041862997194797722209250047609920002843150,"line":362,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_bad_test_unlocked0/latest/run.log","log_context":["UVM_INFO @  10.160001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_e2e_sigverify_always_a_bad_b_nothing_test_unlocked0","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_nothing_test_unlocked0.87788305771521928505700897460751162912234574203081735455120793426791663265868","seed":87788305771521928505700897460751162912234574203081735455120793426791663265868,"line":326,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_nothing_test_unlocked0/latest/run.log","log_context":["UVM_INFO @  10.160001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ * us: (mem_bkdr_util.sv:658) [mem_bkdr_util[FlashBank0Data]] file empty_test_slot_a_corrupted_sim_dv.fake_ecdsa_dev_key_*.signed.*.scr.vmem could not be opened for r mode":[{"name":"rom_e2e_sigverify_always_a_bad_b_bad_dev","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_bad_dev.12578989166324593053116685181408200100547123138879310327734546628848661450774","seed":12578989166324593053116685181408200100547123138879310327734546628848661450774,"line":365,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_bad_dev/latest/run.log","log_context":["UVM_INFO @  10.300001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_e2e_sigverify_always_a_bad_b_nothing_dev","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_nothing_dev.36153279842006557304949238103752098251327443824350410428838063913637279321214","seed":36153279842006557304949238103752098251327443824350410428838063913637279321214,"line":328,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_nothing_dev/latest/run.log","log_context":["UVM_INFO @  10.400001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ * us: (mem_bkdr_util.sv:658) [mem_bkdr_util[FlashBank0Data]] file empty_test_slot_a_corrupted_sim_dv.fake_ecdsa_prod_key_*.signed.*.scr.vmem could not be opened for r mode":[{"name":"rom_e2e_sigverify_always_a_bad_b_bad_prod","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_bad_prod.30888793217866418212397083760354638729747493398639318442676960070076562846749","seed":30888793217866418212397083760354638729747493398639318442676960070076562846749,"line":367,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_bad_prod/latest/run.log","log_context":["UVM_INFO @  10.300001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_e2e_sigverify_always_a_bad_b_bad_prod_end","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_bad_prod_end.16186451040663336135531527248324931583299554416934636958693415111993480577656","seed":16186451040663336135531527248324931583299554416934636958693415111993480577656,"line":368,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_bad_prod_end/latest/run.log","log_context":["UVM_INFO @  10.400001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_e2e_sigverify_always_a_bad_b_bad_rma","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_bad_rma.23735441956476676271145122229813764529594781835837652043672163779748021333766","seed":23735441956476676271145122229813764529594781835837652043672163779748021333766,"line":367,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_bad_rma/latest/run.log","log_context":["UVM_INFO @  10.140001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_e2e_sigverify_always_a_bad_b_nothing_prod","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_nothing_prod.73595340911400052231412332399902630606439313256819295098722301283626123157823","seed":73595340911400052231412332399902630606439313256819295098722301283626123157823,"line":326,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_nothing_prod/latest/run.log","log_context":["UVM_INFO @  10.140001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_e2e_sigverify_always_a_bad_b_nothing_prod_end","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_nothing_prod_end.13097302347513057728942492430674929169120500555991653469848381127955824738210","seed":13097302347513057728942492430674929169120500555991653469848381127955824738210,"line":328,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_nothing_prod_end/latest/run.log","log_context":["UVM_INFO @  10.100001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_e2e_sigverify_always_a_bad_b_nothing_rma","qual_name":"0.rom_e2e_sigverify_always_a_bad_b_nothing_rma.74417416030613676676921502111184930745626288977075789161129498365690410244641","seed":74417416030613676676921502111184930745626288977075789161129498365690410244641,"line":328,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_bad_b_nothing_rma/latest/run.log","log_context":["UVM_INFO @  10.280001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ * us: (mem_bkdr_util.sv:658) [mem_bkdr_util[FlashBank0Data]] file empty_test_slot_b_corrupted_sim_dv.fake_ecdsa_test_key_*.signed.*.scr.vmem could not be opened for r mode":[{"name":"rom_e2e_sigverify_always_a_nothing_b_bad_test_unlocked0","qual_name":"0.rom_e2e_sigverify_always_a_nothing_b_bad_test_unlocked0.28176421835640063161929671249152037378013102387294913801308299926301884669866","seed":28176421835640063161929671249152037378013102387294913801308299926301884669866,"line":325,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_nothing_b_bad_test_unlocked0/latest/run.log","log_context":["UVM_INFO @  10.300001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ * us: (mem_bkdr_util.sv:658) [mem_bkdr_util[FlashBank0Data]] file empty_test_slot_b_corrupted_sim_dv.fake_ecdsa_dev_key_*.signed.*.scr.vmem could not be opened for r mode":[{"name":"rom_e2e_sigverify_always_a_nothing_b_bad_dev","qual_name":"0.rom_e2e_sigverify_always_a_nothing_b_bad_dev.3279004603301218040218136737146051533671202267357575531737945620428542098813","seed":3279004603301218040218136737146051533671202267357575531737945620428542098813,"line":328,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_nothing_b_bad_dev/latest/run.log","log_context":["UVM_INFO @  10.280001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ * us: (mem_bkdr_util.sv:658) [mem_bkdr_util[FlashBank0Data]] file empty_test_slot_b_corrupted_sim_dv.fake_ecdsa_prod_key_*.signed.*.scr.vmem could not be opened for r mode":[{"name":"rom_e2e_sigverify_always_a_nothing_b_bad_prod","qual_name":"0.rom_e2e_sigverify_always_a_nothing_b_bad_prod.35886085259864381371920241546930407835048832178745309621919916996535213277336","seed":35886085259864381371920241546930407835048832178745309621919916996535213277336,"line":328,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_nothing_b_bad_prod/latest/run.log","log_context":["UVM_INFO @  10.260001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_e2e_sigverify_always_a_nothing_b_bad_prod_end","qual_name":"0.rom_e2e_sigverify_always_a_nothing_b_bad_prod_end.73156138447802835196416355084497318062828977416794684441910973334943406896627","seed":73156138447802835196416355084497318062828977416794684441910973334943406896627,"line":328,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_nothing_b_bad_prod_end/latest/run.log","log_context":["UVM_INFO @  10.300001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"rom_e2e_sigverify_always_a_nothing_b_bad_rma","qual_name":"0.rom_e2e_sigverify_always_a_nothing_b_bad_rma.112923636605101213448511220143876348004583817446319059208363497929386564479927","seed":112923636605101213448511220143876348004583817446319059208363497929386564479927,"line":328,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_sigverify_always_a_nothing_b_bad_rma/latest/run.log","log_context":["UVM_INFO @  10.200001 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (sw_logger_if.sv:526) [rom_e2e_keymgr_init_otp_no_meas_sim_dv(sw/device/silicon_creator/rom/e2e/keymgr/rom_e2e_keymgr_init_test.c:38)] DIF-fail: dif_otp_ctrl_get_digest( &otp_ctrl, kDifOtpCtrlPartitionCreatorSwCfg, &creator_digest) returns *":[{"name":"rom_e2e_keymgr_init_rom_ext_no_meas","qual_name":"0.rom_e2e_keymgr_init_rom_ext_no_meas.70865993274899156520000949056666979045904454648757117439469565105104610696553","seed":70865993274899156520000949056666979045904454648757117439469565105104610696553,"line":319,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_keymgr_init_rom_ext_no_meas/latest/run.log","log_context":["UVM_INFO @ 18633.376632 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR @ * us: (sw_logger_if.sv:526) [rom_e2e_keymgr_init_otp_invalid_meas_sim_dv(sw/device/silicon_creator/rom/e2e/keymgr/rom_e2e_keymgr_init_test.c:38)] DIF-fail: dif_otp_ctrl_get_digest( &otp_ctrl, kDifOtpCtrlPartitionCreatorSwCfg, &creator_digest) returns *":[{"name":"rom_e2e_keymgr_init_rom_ext_invalid_meas","qual_name":"0.rom_e2e_keymgr_init_rom_ext_invalid_meas.113112462922035426738520966371175994985226057436310810493679505184633378817486","seed":113112462922035426738520966371175994985226057436310810493679505184633378817486,"line":319,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_e2e_keymgr_init_rom_ext_invalid_meas/latest/run.log","log_context":["UVM_INFO @ 17564.454075 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"Offending '$stable(key_data_i)'":[{"name":"rom_keymgr_functest","qual_name":"0.rom_keymgr_functest.78103017202054981038467749698947024776560237349996747922240382917230078772239","seed":78103017202054981038467749698947024776560237349996747922240382917230078772239,"line":332,"log_path":"/nightly/current_run/scratch/master/chip_earlgrey_asic-sim-vcs/0.rom_keymgr_functest/latest/run.log","log_context":["UVM_ERROR @ 5923.007445 us: (kmac_core.sv:464) [ASSERT FAILED] KeyDataStableWhenValid_M\n","UVM_INFO @ 5923.007445 us: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}]}},"passed":251,"total":329,"percent":76.2917933130699}