{"block":{"name":"pattgen","variant":null,"commit":"12b260e6aef05e74201b90222a7bb1114c1c1b28","commit_short":"12b260e","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/12b260e6aef05e74201b90222a7bb1114c1c1b28","revision_info":"GitHub Revision: [`12b260e`](https://github.com/lowrisc/opentitan/tree/12b260e6aef05e74201b90222a7bb1114c1c1b28)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-06-01T15:30:27Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/pattgen/data/pattgen_testplan.html","stages":{"unmapped":{"testpoints":{"Unmapped":{"tests":{"pattgen_smoke":{"max_time":1.0,"sim_time":34.039992,"passed":1,"total":1,"percent":100.0},"pattgen_perf":{"max_time":508.99999999999994,"sim_time":98438.978877,"passed":1,"total":1,"percent":100.0},"pattgen_error":{"max_time":1.0,"sim_time":142.265996,"passed":1,"total":1,"percent":100.0},"cnt_rollover":{"max_time":61.0,"sim_time":10520.278878000001,"passed":1,"total":1,"percent":100.0},"pattgen_inactive_level":{"max_time":15.0,"sim_time":10008.955684,"passed":0,"total":1,"percent":0.0},"pattgen_tl_errors":{"max_time":2.0,"sim_time":222.205366,"passed":1,"total":1,"percent":100.0},"pattgen_tl_intg_err":{"max_time":2.0,"sim_time":262.351656,"passed":1,"total":1,"percent":100.0},"pattgen_sec_cm":{"max_time":1.0,"sim_time":39.696017,"passed":1,"total":1,"percent":100.0},"pattgen_stress_all_with_rand_reset":{"max_time":87.0,"sim_time":9469.550599,"passed":0,"total":1,"percent":0.0},"pattgen_stress_all":{"max_time":5.0,"sim_time":278.26123700000005,"passed":1,"total":1,"percent":100.0},"pattgen_intr_test":{"max_time":1.0,"sim_time":15.699406999999999,"passed":1,"total":1,"percent":100.0},"pattgen_alert_test":{"max_time":2.0,"sim_time":45.892043,"passed":1,"total":1,"percent":100.0},"pattgen_csr_hw_reset":{"max_time":1.0,"sim_time":25.485683,"passed":1,"total":1,"percent":100.0},"pattgen_csr_rw":{"max_time":1.0,"sim_time":36.919447999999996,"passed":1,"total":1,"percent":100.0},"pattgen_csr_bit_bash":{"max_time":2.0,"sim_time":375.57149,"passed":1,"total":1,"percent":100.0},"pattgen_csr_aliasing":{"max_time":1.0,"sim_time":68.109618,"passed":1,"total":1,"percent":100.0},"pattgen_same_csr_outstanding":{"max_time":2.0,"sim_time":53.988392,"passed":1,"total":1,"percent":100.0},"pattgen_csr_mem_rw_with_rand_reset":{"max_time":1.0,"sim_time":22.771646,"passed":1,"total":1,"percent":100.0}},"passed":16,"total":18,"percent":88.88888888888889}},"passed":16,"total":18,"percent":88.88888888888889}},"coverage":{"code":{"block":100.0,"line_statement":100.0,"branch":100.0,"condition_expression":null,"toggle":94.92,"fsm":null},"assertion":98.48,"functional":89.42},"cov_report_page":"/nightly/current_run/scratch/master/pattgen-sim-xcelium/cov_report/index.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_FATAL (csr_utils_pkg.sv:618) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout pattgen_reg_block.ctrl.enable_ch* (addr=*, Comparison=CompareOpEq, exp_data=*, call_count=3)":[{"name":"pattgen_inactive_level","qual_name":"0.pattgen_inactive_level.43716571053701107694284108436522402258323142921452443959799368443546619375804","seed":43716571053701107694284108436522402258323142921452443959799368443546619375804,"line":99,"log_path":"/nightly/current_run/scratch/master/pattgen-sim-xcelium/0.pattgen_inactive_level/latest/run.log","log_context":["UVM_INFO @ 10008955684 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_vseq.sv:1287) [pattgen_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"pattgen_stress_all_with_rand_reset","qual_name":"0.pattgen_stress_all_with_rand_reset.102785274135633208041588725228780346726849791867069798334684146684851330418565","seed":102785274135633208041588725228780346726849791867069798334684146684851330418565,"line":131,"log_path":"/nightly/current_run/scratch/master/pattgen-sim-xcelium/0.pattgen_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 1963122206 ps: (cip_base_vseq.sv:1200) [uvm_test_top.env.virtual_sequencer.pattgen_common_vseq] Check failed (cfg.can_reset_with_csr_accesses || !has_outstanding_access()) Trying to trigger a reset with outstanding CSR items. \n","UVM_INFO @ 1963122206 ps: (cip_base_vseq.sv:1203) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.pattgen_common_vseq] \n","Issuing reset for run 1/10\n","UVM_INFO @ 1963322206 ps: (cip_base_vseq.sv:1224) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.pattgen_common_vseq] \n"]}]}},"passed":16,"total":18,"percent":88.88888888888889}