{"block":{"name":"i2c","variant":null,"commit":"dba823ab49fb200ec9d3e991dfb5a83cf1f9c261","commit_short":"dba823a","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/dba823ab49fb200ec9d3e991dfb5a83cf1f9c261","revision_info":"GitHub Revision: [`dba823a`](https://github.com/lowrisc/opentitan/tree/dba823ab49fb200ec9d3e991dfb5a83cf1f9c261)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-07-08T15:30:33Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/i2c/data/i2c_testplan.html","stages":{"V1":{"testpoints":{"host_smoke":{"tests":{"i2c_host_smoke":{"max_time":46.84,"sim_time":8139.319853,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_smoke":{"tests":{"i2c_target_smoke":{"max_time":16.62,"sim_time":3697.6097059999997,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"i2c_csr_hw_reset":{"max_time":0.76,"sim_time":19.500254,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"i2c_csr_rw":{"max_time":0.71,"sim_time":31.573311,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"i2c_csr_bit_bash":{"max_time":2.26,"sim_time":333.538798,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"i2c_csr_aliasing":{"max_time":1.4,"sim_time":145.753405,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"i2c_csr_mem_rw_with_rand_reset":{"max_time":0.98,"sim_time":21.886855999999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"i2c_csr_rw":{"max_time":0.71,"sim_time":31.573311,"passed":1,"total":1,"percent":100.0},"i2c_csr_aliasing":{"max_time":1.4,"sim_time":145.753405,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":7,"total":7,"percent":100.0},"V2":{"testpoints":{"host_error_intr":{"tests":{"i2c_host_error_intr":{"max_time":0.85,"sim_time":39.261790999999995,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"host_stress_all":{"tests":{"i2c_host_stress_all":{"max_time":560.57,"sim_time":33044.889155000004,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"host_maxperf":{"tests":{"i2c_host_perf":{"max_time":75.21,"sim_time":2775.6028309999997,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_override":{"tests":{"i2c_host_override":{"max_time":0.69,"sim_time":82.155625,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_fifo_watermark":{"tests":{"i2c_host_fifo_watermark":{"max_time":156.87,"sim_time":4879.940277,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_fifo_overflow":{"tests":{"i2c_host_fifo_overflow":{"max_time":66.52,"sim_time":4003.0153840000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_fifo_reset":{"tests":{"i2c_host_fifo_reset_fmt":{"max_time":0.95,"sim_time":511.393488,"passed":1,"total":1,"percent":100.0},"i2c_host_fifo_fmt_empty":{"max_time":6.24,"sim_time":1558.2704569999999,"passed":1,"total":1,"percent":100.0},"i2c_host_fifo_reset_rx":{"max_time":5.09,"sim_time":313.784089,"passed":1,"total":1,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"host_fifo_full":{"tests":{"i2c_host_fifo_full":{"max_time":98.61,"sim_time":2952.210749,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_timeout":{"tests":{"i2c_host_stretch_timeout":{"max_time":8.95,"sim_time":2989.382037,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"i2c_host_mode_toggle":{"tests":{"i2c_host_mode_toggle":{"max_time":2.28,"sim_time":522.7032399999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_glitch":{"tests":{"i2c_target_glitch":{"max_time":1.95,"sim_time":445.161606,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_stress_all":{"tests":{"i2c_target_stress_all":{"max_time":70.28,"sim_time":33897.474450999995,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_maxperf":{"tests":{"i2c_target_perf":{"max_time":4.04,"sim_time":9821.203241000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_fifo_empty":{"tests":{"i2c_target_stress_rd":{"max_time":31.31,"sim_time":1022.9307269999998,"passed":1,"total":1,"percent":100.0},"i2c_target_intr_smoke":{"max_time":4.11,"sim_time":1131.16841,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"target_fifo_reset":{"tests":{"i2c_target_fifo_reset_acq":{"max_time":0.68,"sim_time":198.886936,"passed":1,"total":1,"percent":100.0},"i2c_target_fifo_reset_tx":{"max_time":1.1,"sim_time":514.335235,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"target_fifo_full":{"tests":{"i2c_target_stress_wr":{"max_time":6.36,"sim_time":10302.665045,"passed":1,"total":1,"percent":100.0},"i2c_target_stress_rd":{"max_time":31.31,"sim_time":1022.9307269999998,"passed":1,"total":1,"percent":100.0},"i2c_target_intr_stress_wr":{"max_time":405.99,"sim_time":35566.937136,"passed":0,"total":1,"percent":0.0}},"passed":2,"total":3,"percent":66.66666666666667},"target_timeout":{"tests":{"i2c_target_timeout":{"max_time":4.78,"sim_time":2916.3136329999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_clock_stretch":{"tests":{"i2c_target_stretch":{"max_time":1.23,"sim_time":639.489811,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"bad_address":{"tests":{"i2c_target_bad_addr":{"max_time":4.2,"sim_time":1131.819435,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_glitch":{"tests":{"i2c_target_hrst":{"max_time":1.86,"sim_time":1704.583936,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_fifo_watermark":{"tests":{"i2c_target_fifo_watermarks_acq":{"max_time":2.08,"sim_time":942.7440479999999,"passed":1,"total":1,"percent":100.0},"i2c_target_fifo_watermarks_tx":{"max_time":1.17,"sim_time":318.93671,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"host_mode_config_perf":{"tests":{"i2c_host_perf":{"max_time":75.21,"sim_time":2775.6028309999997,"passed":1,"total":1,"percent":100.0},"i2c_host_perf_precise":{"max_time":1.16,"sim_time":99.650712,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"host_mode_clock_stretching":{"tests":{"i2c_host_stretch_timeout":{"max_time":8.95,"sim_time":2989.382037,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_tx_stretch_ctrl":{"tests":{"i2c_target_tx_stretch_ctrl":{"max_time":1.25,"sim_time":59.668521999999996,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_nack_generation":{"tests":{"i2c_target_nack_acqfull":{"max_time":2.01,"sim_time":603.361356,"passed":1,"total":1,"percent":100.0},"i2c_target_nack_acqfull_addr":{"max_time":1.63,"sim_time":960.799213,"passed":1,"total":1,"percent":100.0},"i2c_target_nack_txstretch":{"max_time":1.1,"sim_time":147.077515,"passed":0,"total":1,"percent":0.0}},"passed":2,"total":3,"percent":66.66666666666667},"host_mode_halt_on_nak":{"tests":{"i2c_host_may_nack":{"max_time":3.11,"sim_time":377.584381,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_smbus_maxlen":{"tests":{"i2c_target_smbus_maxlen":{"max_time":1.44,"sim_time":2993.496031,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"i2c_alert_test":{"max_time":0.68,"sim_time":17.96675,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"i2c_intr_test":{"max_time":0.73,"sim_time":24.995162,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"i2c_tl_errors":{"max_time":1.58,"sim_time":42.935311999999996,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"i2c_tl_errors":{"max_time":1.58,"sim_time":42.935311999999996,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"i2c_csr_hw_reset":{"max_time":0.76,"sim_time":19.500254,"passed":1,"total":1,"percent":100.0},"i2c_csr_rw":{"max_time":0.71,"sim_time":31.573311,"passed":1,"total":1,"percent":100.0},"i2c_csr_aliasing":{"max_time":1.4,"sim_time":145.753405,"passed":1,"total":1,"percent":100.0},"i2c_same_csr_outstanding":{"max_time":0.94,"sim_time":78.68205,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"i2c_csr_hw_reset":{"max_time":0.76,"sim_time":19.500254,"passed":1,"total":1,"percent":100.0},"i2c_csr_rw":{"max_time":0.71,"sim_time":31.573311,"passed":1,"total":1,"percent":100.0},"i2c_csr_aliasing":{"max_time":1.4,"sim_time":145.753405,"passed":1,"total":1,"percent":100.0},"i2c_same_csr_outstanding":{"max_time":0.94,"sim_time":78.68205,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":36,"total":41,"percent":87.8048780487805},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"i2c_tl_intg_err":{"max_time":1.7,"sim_time":176.67206099999999,"passed":1,"total":1,"percent":100.0},"i2c_sec_cm":{"max_time":1.02,"sim_time":81.328748,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"i2c_tl_intg_err":{"max_time":1.7,"sim_time":176.67206099999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"V3":{"testpoints":{"host_stress_all_with_rand_reset":{"tests":{"i2c_host_stress_all_with_rand_reset":{"max_time":4.73,"sim_time":272.993963,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_error_intr":{"tests":{"i2c_target_unexp_stop":{"max_time":1.19,"sim_time":643.1499640000001,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_stress_all_with_rand_reset":{"tests":{"i2c_target_stress_all_with_rand_reset":{"max_time":19.07,"sim_time":8126.394219,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0}},"passed":0,"total":3,"percent":0.0}},"coverage":{"code":{"block":null,"line_statement":96.38,"branch":92.19,"condition_expression":84.93,"toggle":74.0,"fsm":43.45},"assertion":97.04,"functional":77.06},"cov_report_page":"/nightly/current_run/scratch/master/i2c-sim-vcs/cov_report/dashboard.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR sequencer [sequencer] Get_next_item called twice without item_done or get in between":[{"name":"i2c_host_error_intr","qual_name":"0.i2c_host_error_intr.54646110343112860230282695016573786061073223593544940005093197476046336489795","seed":54646110343112860230282695016573786061073223593544940005093197476046336489795,"line":85,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_host_error_intr/latest/run.log","log_context":["UVM_INFO @  39261791 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"i2c_host_stress_all","qual_name":"0.i2c_host_stress_all.23945591631845235579636065603201498085885603310838338282786951860640122349260","seed":23945591631845235579636065603201498085885603310838338282786951860640122349260,"line":165,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_host_stress_all/latest/run.log","log_context":["UVM_INFO @ 33044889155 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR sequencer [sequencer] get_next_item/try_next_item called twice without item_done or get in between":[{"name":"i2c_target_glitch","qual_name":"0.i2c_target_glitch.34927975733925262251580107258719330164667442911912921406251913716190232347158","seed":34927975733925262251580107258719330164667442911912921406251913716190232347158,"line":89,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_glitch/latest/run.log","log_context":["UVM_INFO @ 445161606 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (i2c_base_vseq.sv:1343) [Failed check for ALL_ACQFIFO_READS_OCCURRED] wait timeout occurred!":[{"name":"i2c_target_intr_stress_wr","qual_name":"0.i2c_target_intr_stress_wr.91225271265574538704499275854777326047733832751513853623324166943331121450165","seed":91225271265574538704499275854777326047733832751513853623324166943331121450165,"line":83,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_intr_stress_wr/latest/run.log","log_context":["UVM_INFO @ 35566937136 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"Offending '($stable(tx_fifo_wvalid_i) && $stable(tx_fifo_wdata_i))'":[{"name":"i2c_target_unexp_stop","qual_name":"0.i2c_target_unexp_stop.15673391812098706689595317091839986683873380975586912949223815588999018592318","seed":15673391812098706689595317091839986683873380975586912949223815588999018592318,"line":84,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_unexp_stop/latest/run.log","log_context":["UVM_ERROR @ 643149964 ps: (i2c_fifos.sv:318) [ASSERT FAILED] TxWriteStableBeforeHandshake_A\n","UVM_INFO @ 643149964 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}],"UVM_ERROR (cip_base_vseq.sv:1286) [i2c_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"i2c_host_stress_all_with_rand_reset","qual_name":"0.i2c_host_stress_all_with_rand_reset.68059985511063737405133034768612849366713899265818567828608170132481356344389","seed":68059985511063737405133034768612849366713899265818567828608170132481356344389,"line":84,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_host_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 272993963 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_vseq.sv:1199) [i2c_common_vseq] Check failed (cfg.can_reset_with_csr_accesses || !has_outstanding_access()) Trying to trigger a reset with outstanding CSR items.":[{"name":"i2c_target_stress_all_with_rand_reset","qual_name":"0.i2c_target_stress_all_with_rand_reset.46599452035884782834947740991245066337455266373707107972873622379669295008932","seed":46599452035884782834947740991245066337455266373707107972873622379669295008932,"line":113,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 8126394219 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (csr_utils_pkg.sv:456) [csr_utils_pkg::csr_rd_check.isolation_fork.unnamed$$_*] Check failed obs == exp (* [*] vs * [*]) Regname: i2c_reg_block.target_nack_count reset value: *":[{"name":"i2c_target_nack_txstretch","qual_name":"0.i2c_target_nack_txstretch.73768260011046871540696555460865970615147819328371954648974752034299053449202","seed":73768260011046871540696555460865970615147819328371954648974752034299053449202,"line":83,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_nack_txstretch/latest/run.log","log_context":["UVM_INFO @ 147077515 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":42,"total":50,"percent":84.0}