{"block":{"name":"i2c","variant":null,"commit":"527817deb5dadbda8a1b4f8f7efe2b5a7a20d027","commit_short":"527817d","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/527817deb5dadbda8a1b4f8f7efe2b5a7a20d027","revision_info":"GitHub Revision: [`527817d`](https://github.com/lowrisc/opentitan/tree/527817deb5dadbda8a1b4f8f7efe2b5a7a20d027)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-07-09T15:30:27Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/i2c/data/i2c_testplan.html","stages":{"V1":{"testpoints":{"host_smoke":{"tests":{"i2c_host_smoke":{"max_time":21.7,"sim_time":1010.9569670000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_smoke":{"tests":{"i2c_target_smoke":{"max_time":8.83,"sim_time":7287.241965,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"i2c_csr_hw_reset":{"max_time":0.75,"sim_time":19.798812,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"i2c_csr_rw":{"max_time":0.69,"sim_time":45.106432,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"i2c_csr_bit_bash":{"max_time":3.49,"sim_time":2314.9922429999997,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"i2c_csr_aliasing":{"max_time":1.5,"sim_time":125.444999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"i2c_csr_mem_rw_with_rand_reset":{"max_time":1.33,"sim_time":39.440262000000004,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"i2c_csr_rw":{"max_time":0.69,"sim_time":45.106432,"passed":1,"total":1,"percent":100.0},"i2c_csr_aliasing":{"max_time":1.5,"sim_time":125.444999,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":7,"total":7,"percent":100.0},"V2":{"testpoints":{"host_error_intr":{"tests":{"i2c_host_error_intr":{"max_time":1.02,"sim_time":65.32932100000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_stress_all":{"tests":{"i2c_host_stress_all":{"max_time":132.05,"sim_time":18822.637044,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"host_maxperf":{"tests":{"i2c_host_perf":{"max_time":135.21,"sim_time":27366.973996,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_override":{"tests":{"i2c_host_override":{"max_time":0.65,"sim_time":26.860455,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_fifo_watermark":{"tests":{"i2c_host_fifo_watermark":{"max_time":134.45,"sim_time":4207.236744,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_fifo_overflow":{"tests":{"i2c_host_fifo_overflow":{"max_time":80.49,"sim_time":2326.24233,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_fifo_reset":{"tests":{"i2c_host_fifo_reset_fmt":{"max_time":0.8,"sim_time":252.250356,"passed":1,"total":1,"percent":100.0},"i2c_host_fifo_fmt_empty":{"max_time":3.38,"sim_time":323.658521,"passed":1,"total":1,"percent":100.0},"i2c_host_fifo_reset_rx":{"max_time":5.08,"sim_time":849.388182,"passed":1,"total":1,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"host_fifo_full":{"tests":{"i2c_host_fifo_full":{"max_time":35.74,"sim_time":4090.655385,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_timeout":{"tests":{"i2c_host_stretch_timeout":{"max_time":8.32,"sim_time":1690.1364620000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"i2c_host_mode_toggle":{"tests":{"i2c_host_mode_toggle":{"max_time":1.16,"sim_time":294.385245,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_glitch":{"tests":{"i2c_target_glitch":{"max_time":1.69,"sim_time":1789.534062,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_stress_all":{"tests":{"i2c_target_stress_all":{"max_time":308.97,"sim_time":31251.75184,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_maxperf":{"tests":{"i2c_target_perf":{"max_time":2.39,"sim_time":6268.016291,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_fifo_empty":{"tests":{"i2c_target_stress_rd":{"max_time":16.46,"sim_time":600.687988,"passed":1,"total":1,"percent":100.0},"i2c_target_intr_smoke":{"max_time":2.93,"sim_time":3027.276253,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"target_fifo_reset":{"tests":{"i2c_target_fifo_reset_acq":{"max_time":0.87,"sim_time":509.297164,"passed":1,"total":1,"percent":100.0},"i2c_target_fifo_reset_tx":{"max_time":0.89,"sim_time":268.510975,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"target_fifo_full":{"tests":{"i2c_target_stress_wr":{"max_time":183.04,"sim_time":49156.552064,"passed":1,"total":1,"percent":100.0},"i2c_target_stress_rd":{"max_time":16.46,"sim_time":600.687988,"passed":1,"total":1,"percent":100.0},"i2c_target_intr_stress_wr":{"max_time":55.28,"sim_time":13631.075537,"passed":1,"total":1,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"target_timeout":{"tests":{"i2c_target_timeout":{"max_time":4.53,"sim_time":13873.187122,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_clock_stretch":{"tests":{"i2c_target_stretch":{"max_time":2.23,"sim_time":10008.861394,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"bad_address":{"tests":{"i2c_target_bad_addr":{"max_time":3.39,"sim_time":6324.046987,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_glitch":{"tests":{"i2c_target_hrst":{"max_time":8.44,"sim_time":10210.63758,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_fifo_watermark":{"tests":{"i2c_target_fifo_watermarks_acq":{"max_time":1.59,"sim_time":503.527553,"passed":1,"total":1,"percent":100.0},"i2c_target_fifo_watermarks_tx":{"max_time":0.65,"sim_time":42.333216,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"host_mode_config_perf":{"tests":{"i2c_host_perf":{"max_time":135.21,"sim_time":27366.973996,"passed":1,"total":1,"percent":100.0},"i2c_host_perf_precise":{"max_time":1.45,"sim_time":136.1301,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"host_mode_clock_stretching":{"tests":{"i2c_host_stretch_timeout":{"max_time":8.32,"sim_time":1690.1364620000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_tx_stretch_ctrl":{"tests":{"i2c_target_tx_stretch_ctrl":{"max_time":1.01,"sim_time":51.660343999999995,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_nack_generation":{"tests":{"i2c_target_nack_acqfull":{"max_time":1.68,"sim_time":544.430889,"passed":1,"total":1,"percent":100.0},"i2c_target_nack_acqfull_addr":{"max_time":1.53,"sim_time":2030.2056520000003,"passed":1,"total":1,"percent":100.0},"i2c_target_nack_txstretch":{"max_time":0.97,"sim_time":267.242549,"passed":1,"total":1,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"host_mode_halt_on_nak":{"tests":{"i2c_host_may_nack":{"max_time":4.93,"sim_time":10548.608778999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_smbus_maxlen":{"tests":{"i2c_target_smbus_maxlen":{"max_time":1.47,"sim_time":5293.146873,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"i2c_alert_test":{"max_time":0.63,"sim_time":77.68464999999999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"i2c_intr_test":{"max_time":0.63,"sim_time":16.239656,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"i2c_tl_errors":{"max_time":1.22,"sim_time":543.997326,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"i2c_tl_errors":{"max_time":1.22,"sim_time":543.997326,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"i2c_csr_hw_reset":{"max_time":0.75,"sim_time":19.798812,"passed":1,"total":1,"percent":100.0},"i2c_csr_rw":{"max_time":0.69,"sim_time":45.106432,"passed":1,"total":1,"percent":100.0},"i2c_csr_aliasing":{"max_time":1.5,"sim_time":125.444999,"passed":1,"total":1,"percent":100.0},"i2c_same_csr_outstanding":{"max_time":0.76,"sim_time":22.570579000000002,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"i2c_csr_hw_reset":{"max_time":0.75,"sim_time":19.798812,"passed":1,"total":1,"percent":100.0},"i2c_csr_rw":{"max_time":0.69,"sim_time":45.106432,"passed":1,"total":1,"percent":100.0},"i2c_csr_aliasing":{"max_time":1.5,"sim_time":125.444999,"passed":1,"total":1,"percent":100.0},"i2c_same_csr_outstanding":{"max_time":0.76,"sim_time":22.570579000000002,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":37,"total":41,"percent":90.2439024390244},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"i2c_tl_intg_err":{"max_time":1.15,"sim_time":260.706924,"passed":1,"total":1,"percent":100.0},"i2c_sec_cm":{"max_time":0.81,"sim_time":44.877517999999995,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"i2c_tl_intg_err":{"max_time":1.15,"sim_time":260.706924,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"V3":{"testpoints":{"host_stress_all_with_rand_reset":{"tests":{"i2c_host_stress_all_with_rand_reset":{"max_time":1.81,"sim_time":111.448015,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_error_intr":{"tests":{"i2c_target_unexp_stop":{"max_time":0.9,"sim_time":101.88636,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_stress_all_with_rand_reset":{"tests":{"i2c_target_stress_all_with_rand_reset":{"max_time":2.65,"sim_time":3710.075912,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0}},"passed":0,"total":3,"percent":0.0}},"coverage":{"code":{"block":null,"line_statement":96.48,"branch":92.48,"condition_expression":85.68,"toggle":74.17,"fsm":45.24},"assertion":97.46,"functional":80.55},"cov_report_page":"/nightly/current_run/scratch/master/i2c-sim-vcs/cov_report/dashboard.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR sequencer [sequencer] Get_next_item called twice without item_done or get in between":[{"name":"i2c_host_stress_all","qual_name":"0.i2c_host_stress_all.53171942847467917982030863966787249464624074288951944206947394209172475128305","seed":53171942847467917982030863966787249464624074288951944206947394209172475128305,"line":137,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_host_stress_all/latest/run.log","log_context":["UVM_INFO @ 18822637044 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR sequencer [sequencer] get_next_item/try_next_item called twice without item_done or get in between":[{"name":"i2c_target_glitch","qual_name":"0.i2c_target_glitch.86158487544453617992732050868379991778099160940086966611275210613920966895342","seed":86158487544453617992732050868379991778099160940086966611275210613920966895342,"line":89,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_glitch/latest/run.log","log_context":["UVM_INFO @ 1789534062 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (i2c_base_vseq.sv:759) [process_txq] wait timeout occurred!":[{"name":"i2c_target_stretch","qual_name":"0.i2c_target_stretch.42971300477952898193783612624115339865258252691168804289829430522750235642328","seed":42971300477952898193783612624115339865258252691168804289829430522750235642328,"line":83,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_stretch/latest/run.log","log_context":["UVM_INFO @ 10008861394 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (i2c_scoreboard.sv:682) [scoreboard] Check failed obs.data_q[i] == exp.data_q[i] (* [*] vs * [*])":[{"name":"i2c_target_unexp_stop","qual_name":"0.i2c_target_unexp_stop.29539649826212312833068736506867089036348669645110681799567649632251924076637","seed":29539649826212312833068736506867089036348669645110681799567649632251924076637,"line":83,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_unexp_stop/latest/run.log","log_context":["UVM_INFO @ 101886360 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (i2c_target_hrst_vseq.sv:107) [target_hrst_vseq] wait timeout occurred!":[{"name":"i2c_target_hrst","qual_name":"0.i2c_target_hrst.32322670925660893983138295386597582589546354453207069597261494999949719694731","seed":32322670925660893983138295386597582589546354453207069597261494999949719694731,"line":84,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_hrst/latest/run.log","log_context":["UVM_INFO @ 10210637580 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_vseq.sv:1286) [i2c_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"i2c_host_stress_all_with_rand_reset","qual_name":"0.i2c_host_stress_all_with_rand_reset.87777276674542804341841384061945130739756615843101721535754549638054390989112","seed":87777276674542804341841384061945130739756615843101721535754549638054390989112,"line":97,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_host_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 111448015 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_vseq.sv:1199) [i2c_common_vseq] Check failed (cfg.can_reset_with_csr_accesses || !has_outstanding_access()) Trying to trigger a reset with outstanding CSR items.":[{"name":"i2c_target_stress_all_with_rand_reset","qual_name":"0.i2c_target_stress_all_with_rand_reset.36728918264194089132963927405383703683948656350202008710625667252377199927595","seed":36728918264194089132963927405383703683948656350202008710625667252377199927595,"line":96,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 3710075912 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":43,"total":50,"percent":86.0}