{"block":{"name":"i2c","variant":null,"commit":"5af475c3df0c65fa164891af4d2929945c0068dd","commit_short":"5af475c","dirty":false,"branch":"master","url":"https://github.com/lowRISC/opentitan/tree/5af475c3df0c65fa164891af4d2929945c0068dd","revision_info":"GitHub Revision: [`5af475c`](https://github.com/lowrisc/opentitan/tree/5af475c3df0c65fa164891af4d2929945c0068dd)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-07-29T15:30:30Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/i2c/data/i2c_testplan.html","stages":{"V1":{"testpoints":{"host_smoke":{"tests":{"i2c_host_smoke":{"max_time":18.1,"sim_time":6687.845436,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_smoke":{"tests":{"i2c_target_smoke":{"max_time":16.81,"sim_time":6370.440436,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"i2c_csr_hw_reset":{"max_time":0.9,"sim_time":75.747575,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"i2c_csr_rw":{"max_time":0.67,"sim_time":35.004004,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"i2c_csr_bit_bash":{"max_time":4.08,"sim_time":2320.094598,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"i2c_csr_aliasing":{"max_time":1.76,"sim_time":202.452025,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"i2c_csr_mem_rw_with_rand_reset":{"max_time":1.01,"sim_time":129.144729,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"i2c_csr_rw":{"max_time":0.67,"sim_time":35.004004,"passed":1,"total":1,"percent":100.0},"i2c_csr_aliasing":{"max_time":1.76,"sim_time":202.452025,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":7,"total":7,"percent":100.0},"V2":{"testpoints":{"host_error_intr":{"tests":{"i2c_host_error_intr":{"max_time":1.0,"sim_time":56.088775,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"host_stress_all":{"tests":{"i2c_host_stress_all":{"max_time":435.7,"sim_time":58552.486139,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_maxperf":{"tests":{"i2c_host_perf":{"max_time":53.28,"sim_time":29693.366100000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_override":{"tests":{"i2c_host_override":{"max_time":0.7,"sim_time":28.362612000000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_fifo_watermark":{"tests":{"i2c_host_fifo_watermark":{"max_time":65.65,"sim_time":17693.859502,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_fifo_overflow":{"tests":{"i2c_host_fifo_overflow":{"max_time":24.54,"sim_time":6161.736849000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_fifo_reset":{"tests":{"i2c_host_fifo_reset_fmt":{"max_time":0.9,"sim_time":73.51843,"passed":1,"total":1,"percent":100.0},"i2c_host_fifo_fmt_empty":{"max_time":5.55,"sim_time":481.93380099999996,"passed":1,"total":1,"percent":100.0},"i2c_host_fifo_reset_rx":{"max_time":6.06,"sim_time":187.70264799999998,"passed":1,"total":1,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"host_fifo_full":{"tests":{"i2c_host_fifo_full":{"max_time":49.68,"sim_time":3563.9315610000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"host_timeout":{"tests":{"i2c_host_stretch_timeout":{"max_time":26.88,"sim_time":12179.040277,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"i2c_host_mode_toggle":{"tests":{"i2c_host_mode_toggle":{"max_time":1.18,"sim_time":436.767278,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_glitch":{"tests":{"i2c_target_glitch":{"max_time":1.89,"sim_time":884.221245,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_stress_all":{"tests":{"i2c_target_stress_all":{"max_time":145.01,"sim_time":29733.203315000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_maxperf":{"tests":{"i2c_target_perf":{"max_time":3.17,"sim_time":2293.759878,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_fifo_empty":{"tests":{"i2c_target_stress_rd":{"max_time":19.37,"sim_time":13414.28031,"passed":1,"total":1,"percent":100.0},"i2c_target_intr_smoke":{"max_time":5.86,"sim_time":1112.0730549999998,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"target_fifo_reset":{"tests":{"i2c_target_fifo_reset_acq":{"max_time":1.63,"sim_time":225.12490100000002,"passed":1,"total":1,"percent":100.0},"i2c_target_fifo_reset_tx":{"max_time":1.43,"sim_time":273.415065,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"target_fifo_full":{"tests":{"i2c_target_stress_wr":{"max_time":1190.23,"sim_time":64796.175343,"passed":1,"total":1,"percent":100.0},"i2c_target_stress_rd":{"max_time":19.37,"sim_time":13414.28031,"passed":1,"total":1,"percent":100.0},"i2c_target_intr_stress_wr":{"max_time":20.56,"sim_time":7601.290152,"passed":1,"total":1,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"target_timeout":{"tests":{"i2c_target_timeout":{"max_time":4.84,"sim_time":3005.950601,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_clock_stretch":{"tests":{"i2c_target_stretch":{"max_time":1.32,"sim_time":377.252514,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"bad_address":{"tests":{"i2c_target_bad_addr":{"max_time":3.12,"sim_time":2761.8467680000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_glitch":{"tests":{"i2c_target_hrst":{"max_time":5.2,"sim_time":10026.189482999998,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_fifo_watermark":{"tests":{"i2c_target_fifo_watermarks_acq":{"max_time":1.63,"sim_time":1388.610654,"passed":1,"total":1,"percent":100.0},"i2c_target_fifo_watermarks_tx":{"max_time":1.08,"sim_time":76.141939,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"host_mode_config_perf":{"tests":{"i2c_host_perf":{"max_time":53.28,"sim_time":29693.366100000003,"passed":1,"total":1,"percent":100.0},"i2c_host_perf_precise":{"max_time":84.26,"sim_time":6068.61655,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"host_mode_clock_stretching":{"tests":{"i2c_host_stretch_timeout":{"max_time":26.88,"sim_time":12179.040277,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_tx_stretch_ctrl":{"tests":{"i2c_target_tx_stretch_ctrl":{"max_time":1.59,"sim_time":85.75941800000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_nack_generation":{"tests":{"i2c_target_nack_acqfull":{"max_time":1.71,"sim_time":471.837274,"passed":1,"total":1,"percent":100.0},"i2c_target_nack_acqfull_addr":{"max_time":2.15,"sim_time":488.98848,"passed":1,"total":1,"percent":100.0},"i2c_target_nack_txstretch":{"max_time":1.35,"sim_time":702.287356,"passed":0,"total":1,"percent":0.0}},"passed":2,"total":3,"percent":66.66666666666667},"host_mode_halt_on_nak":{"tests":{"i2c_host_may_nack":{"max_time":3.09,"sim_time":1096.081821,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"target_mode_smbus_maxlen":{"tests":{"i2c_target_smbus_maxlen":{"max_time":1.38,"sim_time":391.078858,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"i2c_alert_test":{"max_time":0.79,"sim_time":50.727048,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"i2c_intr_test":{"max_time":0.81,"sim_time":19.886837,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"i2c_tl_errors":{"max_time":2.13,"sim_time":660.706237,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"i2c_tl_errors":{"max_time":2.13,"sim_time":660.706237,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"i2c_csr_hw_reset":{"max_time":0.9,"sim_time":75.747575,"passed":1,"total":1,"percent":100.0},"i2c_csr_rw":{"max_time":0.67,"sim_time":35.004004,"passed":1,"total":1,"percent":100.0},"i2c_csr_aliasing":{"max_time":1.76,"sim_time":202.452025,"passed":1,"total":1,"percent":100.0},"i2c_same_csr_outstanding":{"max_time":1.28,"sim_time":110.90978299999999,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"i2c_csr_hw_reset":{"max_time":0.9,"sim_time":75.747575,"passed":1,"total":1,"percent":100.0},"i2c_csr_rw":{"max_time":0.67,"sim_time":35.004004,"passed":1,"total":1,"percent":100.0},"i2c_csr_aliasing":{"max_time":1.76,"sim_time":202.452025,"passed":1,"total":1,"percent":100.0},"i2c_same_csr_outstanding":{"max_time":1.28,"sim_time":110.90978299999999,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":37,"total":41,"percent":90.2439024390244},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"i2c_tl_intg_err":{"max_time":1.92,"sim_time":265.747575,"passed":1,"total":1,"percent":100.0},"i2c_sec_cm":{"max_time":0.95,"sim_time":66.503079,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"i2c_tl_intg_err":{"max_time":1.92,"sim_time":265.747575,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"V3":{"testpoints":{"host_stress_all_with_rand_reset":{"tests":{"i2c_host_stress_all_with_rand_reset":{"max_time":16.14,"sim_time":2415.174429,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_error_intr":{"tests":{"i2c_target_unexp_stop":{"max_time":0.82,"sim_time":56.700948,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"target_stress_all_with_rand_reset":{"tests":{"i2c_target_stress_all_with_rand_reset":{"max_time":4.1,"sim_time":1063.951298,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0}},"passed":0,"total":3,"percent":0.0}},"coverage":{"code":{"block":null,"line_statement":96.72,"branch":93.04,"condition_expression":87.9,"toggle":88.84,"fsm":44.64},"assertion":96.83,"functional":83.4},"cov_report_page":"/nightly/current_run/scratch/master/i2c-sim-vcs/cov_report/dashboard.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR sequencer [sequencer] Get_next_item called twice without item_done or get in between":[{"name":"i2c_host_error_intr","qual_name":"0.i2c_host_error_intr.16468645176005111047627215214669591785460804866961316406164357925207439930261","seed":16468645176005111047627215214669591785460804866961316406164357925207439930261,"line":80,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_host_error_intr/latest/run.log","log_context":["UVM_INFO @  56088775 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR sequencer [sequencer] get_next_item/try_next_item called twice without item_done or get in between":[{"name":"i2c_target_glitch","qual_name":"0.i2c_target_glitch.76777228589216535223449887109050597215600161636909976493202729777655161409014","seed":76777228589216535223449887109050597215600161636909976493202729777655161409014,"line":89,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_glitch/latest/run.log","log_context":["UVM_INFO @ 884221245 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (i2c_scoreboard.sv:682) [scoreboard] Check failed obs.data_q[i] == exp.data_q[i] (* [*] vs * [*])":[{"name":"i2c_target_unexp_stop","qual_name":"0.i2c_target_unexp_stop.85412215272749884677236838080465500609602084246732352232220512409046536098634","seed":85412215272749884677236838080465500609602084246732352232220512409046536098634,"line":83,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_unexp_stop/latest/run.log","log_context":["UVM_INFO @  56700948 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (i2c_target_hrst_vseq.sv:107) [target_hrst_vseq] wait timeout occurred!":[{"name":"i2c_target_hrst","qual_name":"0.i2c_target_hrst.86262793179550733908290337484919860989783276368625718851706675625032478678962","seed":86262793179550733908290337484919860989783276368625718851706675625032478678962,"line":84,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_hrst/latest/run.log","log_context":["UVM_INFO @ 10026189483 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_vseq.sv:1286) [i2c_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"i2c_host_stress_all_with_rand_reset","qual_name":"0.i2c_host_stress_all_with_rand_reset.98196511996856658383435404776452551438883690892070503318637859072748685661688","seed":98196511996856658383435404776452551438883690892070503318637859072748685661688,"line":106,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_host_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 2415174429 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"i2c_target_stress_all_with_rand_reset","qual_name":"0.i2c_target_stress_all_with_rand_reset.8745800919952700712650085826182160680035351713371322418988463159277942888077","seed":8745800919952700712650085826182160680035351713371322418988463159277942888077,"line":97,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 1063951298 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (csr_utils_pkg.sv:456) [csr_utils_pkg::csr_rd_check.isolation_fork.unnamed$$_*] Check failed obs == exp (* [*] vs * [*]) Regname: i2c_reg_block.target_nack_count reset value: *":[{"name":"i2c_target_nack_txstretch","qual_name":"0.i2c_target_nack_txstretch.14744597779715089936634596314241475814705050208373416647218309342959445671103","seed":14744597779715089936634596314241475814705050208373416647218309342959445671103,"line":83,"log_path":"/nightly/current_run/scratch/master/i2c-sim-vcs/0.i2c_target_nack_txstretch/latest/run.log","log_context":["UVM_INFO @ 702287356 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":43,"total":50,"percent":86.0}