{"block":{"name":"sysrst_ctrl","variant":null,"commit":"fbc48f8f2a2faf920ddb5b477f5c572745a2fb43","commit_short":"fbc48f8","dirty":false,"branch":"master","url":"https://github.com/lowRISC/opentitan/tree/fbc48f8f2a2faf920ddb5b477f5c572745a2fb43","revision_info":"GitHub Revision: [`fbc48f8`](https://github.com/lowrisc/opentitan/tree/fbc48f8f2a2faf920ddb5b477f5c572745a2fb43)"},"tool":{"name":"vcs","version":"X-2025.06-SP2-1_Full64"},"timestamp":"2026-09-01T15:30:38Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/sysrst_ctrl/data/sysrst_ctrl_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"sysrst_ctrl_smoke":{"max_time":4.56,"sim_time":2110.570446,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"input_output_inverted":{"tests":{"sysrst_ctrl_in_out_inverted":{"max_time":5.22,"sim_time":2451.613601,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"combo_detect_ec_rst":{"tests":{"sysrst_ctrl_combo_detect_ec_rst":{"max_time":4.76,"sim_time":2390.987658,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"combo_detect_ec_rst_with_pre_cond":{"tests":{"sysrst_ctrl_combo_detect_ec_rst_with_pre_cond":{"max_time":1.81,"sim_time":2368.66059,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"sysrst_ctrl_csr_hw_reset":{"max_time":2.04,"sim_time":4063.513039,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"sysrst_ctrl_csr_rw":{"max_time":6.13,"sim_time":2044.0548130000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"sysrst_ctrl_csr_bit_bash":{"max_time":35.86,"sim_time":41510.651292999995,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"sysrst_ctrl_csr_aliasing":{"max_time":2.01,"sim_time":2178.18697,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"sysrst_ctrl_csr_mem_rw_with_rand_reset":{"max_time":1.89,"sim_time":2158.259235,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"sysrst_ctrl_csr_rw":{"max_time":6.13,"sim_time":2044.0548130000002,"passed":1,"total":1,"percent":100.0},"sysrst_ctrl_csr_aliasing":{"max_time":2.01,"sim_time":2178.18697,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":9,"total":9,"percent":100.0},"V2":{"testpoints":{"combo_detect":{"tests":{"sysrst_ctrl_combo_detect":{"max_time":104.25,"sim_time":113388.002452,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"combo_detect_with_pre_cond":{"tests":{"sysrst_ctrl_combo_detect_with_pre_cond":{"max_time":18.0,"sim_time":41142.624147,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"auto_block_key_outputs":{"tests":{"sysrst_ctrl_auto_blk_key_output":{"max_time":6.2,"sim_time":3023.616556,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"keyboard_input_triggered_interrupt":{"tests":{"sysrst_ctrl_edge_detect":{"max_time":7.14,"sim_time":3655.622818,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"pin_output_keyboard_inversion_control":{"tests":{"sysrst_ctrl_pin_override_test":{"max_time":3.72,"sim_time":2517.5686379999997,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"pin_input_value_accessibility":{"tests":{"sysrst_ctrl_pin_access_test":{"max_time":3.76,"sim_time":2235.352557,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"ec_power_on_reset":{"tests":{"sysrst_ctrl_ec_pwr_on_rst":{"max_time":2.17,"sim_time":2983.124571,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"flash_write_protect_output":{"tests":{"sysrst_ctrl_flash_wr_prot_out":{"max_time":8.37,"sim_time":2608.8696529999997,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"ultra_low_power_test":{"tests":{"sysrst_ctrl_ultra_low_pwr":{"max_time":4.27,"sim_time":4603.847497000001,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"sysrst_ctrl_feature_disable":{"tests":{"sysrst_ctrl_feature_disable":{"max_time":17.54,"sim_time":40549.059130999995,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"stress_all":{"tests":{"sysrst_ctrl_stress_all":{"max_time":7.17,"sim_time":15454.513446,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"sysrst_ctrl_alert_test":{"max_time":1.74,"sim_time":2039.423588,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"sysrst_ctrl_intr_test":{"max_time":4.76,"sim_time":2016.317647,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"sysrst_ctrl_tl_errors":{"max_time":3.28,"sim_time":2627.029036,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"sysrst_ctrl_tl_errors":{"max_time":3.28,"sim_time":2627.029036,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"sysrst_ctrl_csr_hw_reset":{"max_time":2.04,"sim_time":4063.513039,"passed":1,"total":1,"percent":100.0},"sysrst_ctrl_csr_rw":{"max_time":6.13,"sim_time":2044.0548130000002,"passed":1,"total":1,"percent":100.0},"sysrst_ctrl_csr_aliasing":{"max_time":2.01,"sim_time":2178.18697,"passed":1,"total":1,"percent":100.0},"sysrst_ctrl_same_csr_outstanding":{"max_time":3.78,"sim_time":5091.268968,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"sysrst_ctrl_csr_hw_reset":{"max_time":2.04,"sim_time":4063.513039,"passed":1,"total":1,"percent":100.0},"sysrst_ctrl_csr_rw":{"max_time":6.13,"sim_time":2044.0548130000002,"passed":1,"total":1,"percent":100.0},"sysrst_ctrl_csr_aliasing":{"max_time":2.01,"sim_time":2178.18697,"passed":1,"total":1,"percent":100.0},"sysrst_ctrl_same_csr_outstanding":{"max_time":3.78,"sim_time":5091.268968,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":16,"total":18,"percent":88.88888888888889},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"sysrst_ctrl_sec_cm":{"max_time":4.6,"sim_time":22385.569451000003,"passed":1,"total":1,"percent":100.0},"sysrst_ctrl_tl_intg_err":{"max_time":21.41,"sim_time":42914.99892,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"sysrst_ctrl_tl_intg_err":{"max_time":21.41,"sim_time":42914.99892,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"V3":{"testpoints":{"stress_all_with_rand_reset":{"tests":{"sysrst_ctrl_stress_all_with_rand_reset":{"max_time":6.97,"sim_time":6365.131306,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"coverage":{"code":{"block":null,"line_statement":97.36,"branch":97.48,"condition_expression":95.51,"toggle":100.0,"fsm":75.64},"assertion":95.08,"functional":61.34},"cov_report_page":"/nightly/current_run/scratch/master/sysrst_ctrl-sim-vcs/cov_report/dashboard.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"UVM_ERROR (sysrst_ctrl_ultra_low_pwr_vseq.sv:113) [sysrst_ctrl_ultra_low_pwr_vseq] Check failed (exp_z3_wakeup) \u0001":[{"name":"sysrst_ctrl_ultra_low_pwr","qual_name":"0.sysrst_ctrl_ultra_low_pwr.33178847621567552727335925843035888715334656791818180960894248810220277502354","seed":33178847621567552727335925843035888715334656791818180960894248810220277502354,"line":661,"log_path":"/nightly/current_run/scratch/master/sysrst_ctrl-sim-vcs/0.sysrst_ctrl_ultra_low_pwr/latest/run.log","log_context":["UVM_INFO @ 2311347497 ps: (sysrst_ctrl_ultra_low_pwr_vseq.sv:81) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.sysrst_ctrl_ultra_low_pwr_vseq] z3_wakeup assertion expected for a H2L transition on pwrb_in_i\n","UVM_ERROR @ 4603847497 ps: (sysrst_ctrl_ultra_low_pwr_vseq.sv:113) [uvm_test_top.env.virtual_sequencer.sysrst_ctrl_ultra_low_pwr_vseq] Check failed (exp_z3_wakeup)    \u0001 \n","UVM_INFO @ 4603847497 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n"]}],"UVM_ERROR (sysrst_ctrl_combo_detect_with_pre_cond_vseq.sv:551) [sysrst_ctrl_combo_detect_with_pre_cond_vseq] Check failed cfg.vif.rst_req == * (* [*] vs * [*])":[{"name":"sysrst_ctrl_combo_detect_with_pre_cond","qual_name":"0.sysrst_ctrl_combo_detect_with_pre_cond.114213450436285228588774769760200221826084814765346808693836844584152237120217","seed":114213450436285228588774769760200221826084814765346808693836844584152237120217,"line":681,"log_path":"/nightly/current_run/scratch/master/sysrst_ctrl-sim-vcs/0.sysrst_ctrl_combo_detect_with_pre_cond/latest/run.log","log_context":["UVM_ERROR @ 41142624147 ps: (sysrst_ctrl_combo_detect_with_pre_cond_vseq.sv:559) [uvm_test_top.env.virtual_sequencer.sysrst_ctrl_combo_detect_with_pre_cond_vseq] Check failed cfg.vif.wkup_req == 1 (0 [0x0] vs 1 [0x1]) \n","UVM_INFO @ 41142624147 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}]}},"passed":25,"total":27,"percent":92.5925925925926}