{"block":{"name":"sysrst_ctrl","variant":null,"commit":"1c0103931dae8152a5c754c3ac6c6137b121da66","commit_short":"1c01039","dirty":false,"branch":"master","url":"https://github.com/lowRISC/opentitan/tree/1c0103931dae8152a5c754c3ac6c6137b121da66","revision_info":"GitHub Revision: [`1c01039`](https://github.com/lowrisc/opentitan/tree/1c0103931dae8152a5c754c3ac6c6137b121da66)"},"tool":{"name":"vcs","version":"X-2025.06-SP2-1_Full64"},"timestamp":"2026-09-08T16:50:36Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/sysrst_ctrl/data/sysrst_ctrl_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"sysrst_ctrl_smoke":{"max_time":0.92,"sim_time":2124.3195490000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"input_output_inverted":{"tests":{"sysrst_ctrl_in_out_inverted":{"max_time":3.03,"sim_time":2473.8469130000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"combo_detect_ec_rst":{"tests":{"sysrst_ctrl_combo_detect_ec_rst":{"max_time":2.67,"sim_time":2434.810193,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"combo_detect_ec_rst_with_pre_cond":{"tests":{"sysrst_ctrl_combo_detect_ec_rst_with_pre_cond":{"max_time":1.7,"sim_time":2527.179907,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_hw_reset":{"tests":{"sysrst_ctrl_csr_hw_reset":{"max_time":3.32,"sim_time":6020.725968000001,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_rw":{"tests":{"sysrst_ctrl_csr_rw":{"max_time":1.22,"sim_time":2103.511025,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_bit_bash":{"tests":{"sysrst_ctrl_csr_bit_bash":{"max_time":18.52,"sim_time":76226.29495,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_aliasing":{"tests":{"sysrst_ctrl_csr_aliasing":{"max_time":0.97,"sim_time":2098.556543,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"sysrst_ctrl_csr_mem_rw_with_rand_reset":{"max_time":1.71,"sim_time":2118.913705,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"sysrst_ctrl_csr_rw":{"max_time":1.22,"sim_time":2103.511025,"passed":1,"total":1,"percent":100.0},"sysrst_ctrl_csr_aliasing":{"max_time":0.97,"sim_time":2098.556543,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0}},"passed":9,"total":9,"percent":100.0},"V2":{"testpoints":{"combo_detect":{"tests":{"sysrst_ctrl_combo_detect":{"max_time":31.75,"sim_time":60701.024270999995,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"combo_detect_with_pre_cond":{"tests":{"sysrst_ctrl_combo_detect_with_pre_cond":{"max_time":73.81,"sim_time":170387.896637,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"auto_block_key_outputs":{"tests":{"sysrst_ctrl_auto_blk_key_output":{"max_time":31.72600390203297,"sim_time":0.0,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"keyboard_input_triggered_interrupt":{"tests":{"sysrst_ctrl_edge_detect":{"max_time":1.06,"sim_time":3803.752362,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"pin_output_keyboard_inversion_control":{"tests":{"sysrst_ctrl_pin_override_test":{"max_time":2.96,"sim_time":2514.9047020000003,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"pin_input_value_accessibility":{"tests":{"sysrst_ctrl_pin_access_test":{"max_time":1.33,"sim_time":2023.8351080000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"ec_power_on_reset":{"tests":{"sysrst_ctrl_ec_pwr_on_rst":{"max_time":1.3,"sim_time":3705.2964589999997,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"flash_write_protect_output":{"tests":{"sysrst_ctrl_flash_wr_prot_out":{"max_time":3.37,"sim_time":2612.152884,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"ultra_low_power_test":{"tests":{"sysrst_ctrl_ultra_low_pwr":{"max_time":0.88,"sim_time":3972.090349,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0},"sysrst_ctrl_feature_disable":{"tests":{"sysrst_ctrl_feature_disable":{"max_time":8.59,"sim_time":29234.492925000002,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"stress_all":{"tests":{"sysrst_ctrl_stress_all":{"max_time":24.27,"sim_time":93391.56376199999,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"alert_test":{"tests":{"sysrst_ctrl_alert_test":{"max_time":2.55,"sim_time":2013.157243,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"intr_test":{"tests":{"sysrst_ctrl_intr_test":{"max_time":1.3,"sim_time":2030.8400189999998,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"sysrst_ctrl_tl_errors":{"max_time":2.31,"sim_time":2228.517806,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_illegal_access":{"tests":{"sysrst_ctrl_tl_errors":{"max_time":2.31,"sim_time":2228.517806,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0},"tl_d_outstanding_access":{"tests":{"sysrst_ctrl_csr_hw_reset":{"max_time":3.32,"sim_time":6020.725968000001,"passed":1,"total":1,"percent":100.0},"sysrst_ctrl_csr_rw":{"max_time":1.22,"sim_time":2103.511025,"passed":1,"total":1,"percent":100.0},"sysrst_ctrl_csr_aliasing":{"max_time":0.97,"sim_time":2098.556543,"passed":1,"total":1,"percent":100.0},"sysrst_ctrl_same_csr_outstanding":{"max_time":3.37,"sim_time":4943.237263,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0},"tl_d_partial_access":{"tests":{"sysrst_ctrl_csr_hw_reset":{"max_time":3.32,"sim_time":6020.725968000001,"passed":1,"total":1,"percent":100.0},"sysrst_ctrl_csr_rw":{"max_time":1.22,"sim_time":2103.511025,"passed":1,"total":1,"percent":100.0},"sysrst_ctrl_csr_aliasing":{"max_time":0.97,"sim_time":2098.556543,"passed":1,"total":1,"percent":100.0},"sysrst_ctrl_same_csr_outstanding":{"max_time":3.37,"sim_time":4943.237263,"passed":1,"total":1,"percent":100.0}},"passed":4,"total":4,"percent":100.0}},"passed":16,"total":18,"percent":88.88888888888889},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"sysrst_ctrl_sec_cm":{"max_time":6.62,"sim_time":22089.241301,"passed":1,"total":1,"percent":100.0},"sysrst_ctrl_tl_intg_err":{"max_time":23.57,"sim_time":22209.375535,"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"sysrst_ctrl_tl_intg_err":{"max_time":23.57,"sim_time":22209.375535,"passed":1,"total":1,"percent":100.0}},"passed":1,"total":1,"percent":100.0}},"passed":2,"total":2,"percent":100.0},"V3":{"testpoints":{"stress_all_with_rand_reset":{"tests":{"sysrst_ctrl_stress_all_with_rand_reset":{"max_time":5.29,"sim_time":17051.371423999997,"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0}},"passed":0,"total":1,"percent":0.0}},"coverage":{"code":{"block":null,"line_statement":96.35,"branch":96.63,"condition_expression":94.46,"toggle":100.0,"fsm":69.87},"assertion":91.29,"functional":72.7},"cov_report_page":"/nightly/current_run/scratch/master/sysrst_ctrl-sim-vcs/cov_report/dashboard.html","vplan_report_page":null,"vplan_coverage":null,"failed_jobs":{"buckets":{"Some pass patterns missing: ['^TEST PASSED (UVM_)?CHECKS$']":[{"name":"sysrst_ctrl_auto_blk_key_output","qual_name":"0.sysrst_ctrl_auto_blk_key_output.14078284108589487183623766570166963624770792470844334911130988985228175467178","seed":14078284108589487183623766570166963624770792470844334911130988985228175467178,"line":null,"log_path":"/nightly/current_run/scratch/master/sysrst_ctrl-sim-vcs/0.sysrst_ctrl_auto_blk_key_output/latest/run.log","log_context":["Chronologic VCS simulator copyright 1991-2025\n","Contains Synopsys proprietary information.\n","Compiler version X-2025.06-SP2-1_Full64; Runtime version X-2025.06-SP2-1_Full64;  Sep  8 18:50 2026\n","Feature removed during lmreread, or wrong\n","SERVER line hostid.\n","Check your license file.\n","\n","Please contact VCS Customer Support at 1-800-VERILOG for more information.\n","\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:64: simulate] Error 255\n"]}],"UVM_ERROR (cip_base_scoreboard.sv:256) scoreboard [scoreboard] alert fatal_fault has unexpected timeout error":[{"name":"sysrst_ctrl_ultra_low_pwr","qual_name":"0.sysrst_ctrl_ultra_low_pwr.88964366404208182661481249467051948926589848336078802727254788947602589040105","seed":88964366404208182661481249467051948926589848336078802727254788947602589040105,"line":661,"log_path":"/nightly/current_run/scratch/master/sysrst_ctrl-sim-vcs/0.sysrst_ctrl_ultra_low_pwr/latest/run.log","log_context":["UVM_ERROR @ 3972090349 ps: (cip_base_scoreboard.sv:268) [uvm_test_top.env.scoreboard] Check failed expected_alert[alert_name].expected == 1 (0 [0x0] vs 1 [0x1]) alert fatal_fault triggered unexpectedly\n","UVM_INFO @ 3972090349 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}],"UVM_ERROR (sysrst_ctrl_in_out_inverted_vseq.sv:103) [sysrst_ctrl_in_out_inverted_vseq] Check failed inv_key0_in == inv_key0_out (* [*] vs * [*])":[{"name":"sysrst_ctrl_stress_all_with_rand_reset","qual_name":"0.sysrst_ctrl_stress_all_with_rand_reset.40709225115399074813264520292185933296168937576346094501013262431637834475121","seed":40709225115399074813264520292185933296168937576346094501013262431637834475121,"line":690,"log_path":"/nightly/current_run/scratch/master/sysrst_ctrl-sim-vcs/0.sysrst_ctrl_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_INFO @ 8376268003 ps: (cip_base_vseq.sv:1233) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.sysrst_ctrl_common_vseq] \n","Stress w/ reset is done for run 4/10\n","UVM_INFO @ 8380091424 ps: (cip_base_vseq.sv:1164) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.sysrst_ctrl_common_vseq] running run_seq_with_rand_reset_vseq iteration 5/10\n","UVM_INFO @ 8380091424 ps: (cip_base_vseq__tl_errors.svh:311) uvm_test_top.env.virtual_sequencer [uvm_test_top.env.virtual_sequencer.sysrst_ctrl_common_vseq] Running run_tl_errors_vseq 1/287\n"]}]}},"passed":24,"total":27,"percent":88.88888888888889}