{"block":{"name":"keymgr","variant":null,"commit":"114d1c49baa0199187d94a8aef571ce286b15a72","commit_short":"114d1c4","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/114d1c49baa0199187d94a8aef571ce286b15a72","revision_info":"GitHub Revision: [`114d1c4`](https://github.com/lowrisc/opentitan/tree/114d1c49baa0199187d94a8aef571ce286b15a72)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-03-27T17:03:20Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/keymgr/data/keymgr_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"keymgr_smoke":{"max_time":25.39,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"random":{"tests":{"keymgr_random":{"max_time":41.72,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"csr_hw_reset":{"tests":{"keymgr_csr_hw_reset":{"max_time":1.34,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_rw":{"tests":{"keymgr_csr_rw":{"max_time":1.6,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"csr_bit_bash":{"tests":{"keymgr_csr_bit_bash":{"max_time":11.48,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_aliasing":{"tests":{"keymgr_csr_aliasing":{"max_time":6.72,"sim_time":0.0,"passed":4,"total":5,"percent":80.0}},"passed":4,"total":5,"percent":80.0},"csr_mem_rw_with_rand_reset":{"tests":{"keymgr_csr_mem_rw_with_rand_reset":{"max_time":2.21,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"keymgr_csr_rw":{"max_time":1.6,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"keymgr_csr_aliasing":{"max_time":6.72,"sim_time":0.0,"passed":4,"total":5,"percent":80.0}},"passed":24,"total":25,"percent":96.0}},"passed":178,"total":180,"percent":98.88888888888889},"V2":{"testpoints":{"cfgen_during_op":{"tests":{"keymgr_cfg_regwen":{"max_time":78.49,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sideload":{"tests":{"keymgr_sideload":{"max_time":17.3,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"keymgr_sideload_kmac":{"max_time":16.3,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"keymgr_sideload_aes":{"max_time":32.19,"sim_time":0.0,"passed":48,"total":50,"percent":96.0},"keymgr_sideload_otbn":{"max_time":33.21,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":198,"total":200,"percent":99.0},"direct_to_disabled_state":{"tests":{"keymgr_direct_to_disabled":{"max_time":18.6,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"lc_disable":{"tests":{"keymgr_lc_disable":{"max_time":14.61,"sim_time":0.0,"passed":48,"total":50,"percent":96.0}},"passed":48,"total":50,"percent":96.0},"kmac_error_response":{"tests":{"keymgr_kmac_rsp_err":{"max_time":6.96,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"invalid_sw_input":{"tests":{"keymgr_sw_invalid_input":{"max_time":42.81,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"invalid_hw_input":{"tests":{"keymgr_hwsw_invalid_input":{"max_time":37.89,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sync_async_fault_cross":{"tests":{"keymgr_sync_async_fault_cross":{"max_time":9.25,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"stress_all":{"tests":{"keymgr_stress_all":{"max_time":331.01,"sim_time":0.0,"passed":48,"total":50,"percent":96.0}},"passed":48,"total":50,"percent":96.0},"intr_test":{"tests":{"keymgr_intr_test":{"max_time":1.24,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"alert_test":{"tests":{"keymgr_alert_test":{"max_time":1.46,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"keymgr_tl_errors":{"max_time":4.13,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_illegal_access":{"tests":{"keymgr_tl_errors":{"max_time":4.13,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_outstanding_access":{"tests":{"keymgr_csr_hw_reset":{"max_time":1.34,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"keymgr_csr_rw":{"max_time":1.6,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"keymgr_csr_aliasing":{"max_time":6.72,"sim_time":0.0,"passed":4,"total":5,"percent":80.0},"keymgr_same_csr_outstanding":{"max_time":3.26,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":49,"total":50,"percent":98.0},"tl_d_partial_access":{"tests":{"keymgr_csr_hw_reset":{"max_time":1.34,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"keymgr_csr_rw":{"max_time":1.6,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"keymgr_csr_aliasing":{"max_time":6.72,"sim_time":0.0,"passed":4,"total":5,"percent":80.0},"keymgr_same_csr_outstanding":{"max_time":3.26,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":49,"total":50,"percent":98.0}},"passed":832,"total":840,"percent":99.04761904761905},"V2S":{"testpoints":{"sec_cm_additional_check":{"tests":{"keymgr_sec_cm":{"max_time":15.16,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"tl_intg_err":{"tests":{"keymgr_sec_cm":{"max_time":15.16,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"keymgr_tl_intg_err":{"max_time":5.14,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"shadow_reg_update_error":{"tests":{"keymgr_shadow_reg_errors":{"max_time":6.18,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"shadow_reg_read_clear_staged_value":{"tests":{"keymgr_shadow_reg_errors":{"max_time":6.18,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"shadow_reg_storage_error":{"tests":{"keymgr_shadow_reg_errors":{"max_time":6.18,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"shadowed_reset_glitch":{"tests":{"keymgr_shadow_reg_errors":{"max_time":6.18,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"shadow_reg_update_error_with_csr_rw":{"tests":{"keymgr_shadow_reg_errors_with_csr_rw":{"max_time":14.92,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"prim_count_check":{"tests":{"keymgr_sec_cm":{"max_time":15.16,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"prim_fsm_check":{"tests":{"keymgr_sec_cm":{"max_time":15.16,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"keymgr_tl_intg_err":{"max_time":5.14,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_config_shadow":{"tests":{"keymgr_shadow_reg_errors":{"max_time":6.18,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_op_config_regwen":{"tests":{"keymgr_cfg_regwen":{"max_time":78.49,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_reseed_config_regwen":{"tests":{"keymgr_random":{"max_time":41.72,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"keymgr_csr_rw":{"max_time":1.6,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":70,"total":70,"percent":100.0},"sec_cm_sw_binding_config_regwen":{"tests":{"keymgr_random":{"max_time":41.72,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"keymgr_csr_rw":{"max_time":1.6,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":70,"total":70,"percent":100.0},"sec_cm_max_key_ver_config_regwen":{"tests":{"keymgr_random":{"max_time":41.72,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"keymgr_csr_rw":{"max_time":1.6,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":70,"total":70,"percent":100.0},"sec_cm_lc_ctrl_intersig_mubi":{"tests":{"keymgr_lc_disable":{"max_time":14.61,"sim_time":0.0,"passed":48,"total":50,"percent":96.0}},"passed":48,"total":50,"percent":96.0},"sec_cm_constants_consistency":{"tests":{"keymgr_hwsw_invalid_input":{"max_time":37.89,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_intersig_consistency":{"tests":{"keymgr_hwsw_invalid_input":{"max_time":37.89,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_hw_key_sw_noaccess":{"tests":{"keymgr_random":{"max_time":41.72,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_output_keys_ctrl_redun":{"tests":{"keymgr_sideload_protect":{"max_time":27.23,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_ctrl_fsm_sparse":{"tests":{"keymgr_sec_cm":{"max_time":15.16,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_data_fsm_sparse":{"tests":{"keymgr_sec_cm":{"max_time":15.16,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_ctrl_fsm_local_esc":{"tests":{"keymgr_sec_cm":{"max_time":15.16,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_ctrl_fsm_consistency":{"tests":{"keymgr_custom_cm":{"max_time":23.16,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_ctrl_fsm_global_esc":{"tests":{"keymgr_lc_disable":{"max_time":14.61,"sim_time":0.0,"passed":48,"total":50,"percent":96.0}},"passed":48,"total":50,"percent":96.0},"sec_cm_ctrl_ctr_redun":{"tests":{"keymgr_sec_cm":{"max_time":15.16,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_kmac_if_fsm_sparse":{"tests":{"keymgr_sec_cm":{"max_time":15.16,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_kmac_if_ctr_redun":{"tests":{"keymgr_sec_cm":{"max_time":15.16,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_kmac_if_cmd_ctrl_consistency":{"tests":{"keymgr_custom_cm":{"max_time":23.16,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_kmac_if_done_ctrl_consistency":{"tests":{"keymgr_custom_cm":{"max_time":23.16,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_reseed_ctr_redun":{"tests":{"keymgr_sec_cm":{"max_time":15.16,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_side_load_sel_ctrl_consistency":{"tests":{"keymgr_custom_cm":{"max_time":23.16,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_sideload_ctrl_fsm_sparse":{"tests":{"keymgr_sec_cm":{"max_time":15.16,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_ctrl_key_integrity":{"tests":{"keymgr_custom_cm":{"max_time":23.16,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":1026,"total":1030,"percent":99.6116504854369},"V3":{"testpoints":{"stress_all_with_rand_reset":{"tests":{"keymgr_stress_all_with_rand_reset":{"max_time":23.54,"sim_time":0.0,"passed":27,"total":50,"percent":54.0}},"passed":27,"total":50,"percent":54.0}},"passed":27,"total":50,"percent":54.0}},"coverage":{"code":{"block":null,"line_statement":99.2,"branch":99.09,"condition_expression":98.2,"toggle":98.33,"fsm":100.0},"assertion":97.72,"functional":91.28},"cov_report_page":"/nightly/current_run/scratch/master/keymgr-sim-vcs/cov_report/dashboard.html","failed_jobs":{"buckets":{"UVM_ERROR (cip_base_vseq.sv:1236) [keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"keymgr_stress_all_with_rand_reset","qual_name":"1.keymgr_stress_all_with_rand_reset.69387434489705618260013659175261342369103012187778476406211879620758037056966","seed":69387434489705618260013659175261342369103012187778476406211879620758037056966,"line":380,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/1.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 146783953 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10003 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 146783953 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"2.keymgr_stress_all_with_rand_reset.46207211965034405181480366465835412561581692093140245986667535235587099807864","seed":46207211965034405181480366465835412561581692093140245986667535235587099807864,"line":453,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/2.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 336218554 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10003 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 336218554 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"7.keymgr_stress_all_with_rand_reset.35634718040818509728250243670253788985529804927556848528444329558440204802422","seed":35634718040818509728250243670253788985529804927556848528444329558440204802422,"line":1156,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/7.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 3624880954 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 3624880954 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"8.keymgr_stress_all_with_rand_reset.18349742824444256446004587785218215491691004581697797867241397839650836344097","seed":18349742824444256446004587785218215491691004581697797867241397839650836344097,"line":211,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/8.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 518153939 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 518153939 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"9.keymgr_stress_all_with_rand_reset.58269844600614861856307862181659062395949160072967217801106160996366931255554","seed":58269844600614861856307862181659062395949160072967217801106160996366931255554,"line":782,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/9.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 488236331 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 488236331 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"10.keymgr_stress_all_with_rand_reset.31542079330484994258831802079127258933276647566328073486925741484004023573422","seed":31542079330484994258831802079127258933276647566328073486925741484004023573422,"line":172,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/10.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 115804113 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 115804113 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"12.keymgr_stress_all_with_rand_reset.8903270584879023724171275905334812774627990308383932301701634726413325583208","seed":8903270584879023724171275905334812774627990308383932301701634726413325583208,"line":148,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/12.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 177653299 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 177653299 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"17.keymgr_stress_all_with_rand_reset.2731250484320810601201318916407364403657876353809091856435919551520355987941","seed":2731250484320810601201318916407364403657876353809091856435919551520355987941,"line":858,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/17.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 690180291 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 690180291 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"20.keymgr_stress_all_with_rand_reset.13709087260798704908410675410384783637295926424855294891268512432061362804980","seed":13709087260798704908410675410384783637295926424855294891268512432061362804980,"line":222,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/20.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 456504521 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 456504521 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"21.keymgr_stress_all_with_rand_reset.102528431949065400199503742419120715287206308127251969827074680944629785539284","seed":102528431949065400199503742419120715287206308127251969827074680944629785539284,"line":1280,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/21.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 536088762 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 536088762 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"22.keymgr_stress_all_with_rand_reset.99297749367094953689002011669366258597618312607919779800439997366143947107816","seed":99297749367094953689002011669366258597618312607919779800439997366143947107816,"line":277,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/22.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 501750336 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 501750336 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"24.keymgr_stress_all_with_rand_reset.71908069151114459004762068188720838498625601936589876037172677689386907716427","seed":71908069151114459004762068188720838498625601936589876037172677689386907716427,"line":171,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/24.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 498659062 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 498659062 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"26.keymgr_stress_all_with_rand_reset.5665180944238184169619772011049585790784259454473478384934895222197119427207","seed":5665180944238184169619772011049585790784259454473478384934895222197119427207,"line":133,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/26.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 421633498 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 421633498 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"27.keymgr_stress_all_with_rand_reset.107733408197510916390077217153086133099239410221632998711803222012178456932926","seed":107733408197510916390077217153086133099239410221632998711803222012178456932926,"line":412,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/27.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 225413705 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 225413705 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"28.keymgr_stress_all_with_rand_reset.97607421741413374361650441762989507696685754407468040908646178828821715513790","seed":97607421741413374361650441762989507696685754407468040908646178828821715513790,"line":149,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/28.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 107405910 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10003 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 107405910 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"31.keymgr_stress_all_with_rand_reset.100594790562251366924370367901494298565959344501534986606504183316243561117107","seed":100594790562251366924370367901494298565959344501534986606504183316243561117107,"line":472,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/31.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 456845314 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 456845314 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"32.keymgr_stress_all_with_rand_reset.4924049497310220510773913946680992972983378765271262959121755804156498117035","seed":4924049497310220510773913946680992972983378765271262959121755804156498117035,"line":777,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/32.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 345876135 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 345876135 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"34.keymgr_stress_all_with_rand_reset.39793207492749681199625913211354715125332773012785141273082053161219637129443","seed":39793207492749681199625913211354715125332773012785141273082053161219637129443,"line":1644,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/34.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 564771412 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 564771412 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"36.keymgr_stress_all_with_rand_reset.41842456241364241473168993905299426937343619896206048235529506748001069589991","seed":41842456241364241473168993905299426937343619896206048235529506748001069589991,"line":336,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/36.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 151927010 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 151927010 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"39.keymgr_stress_all_with_rand_reset.64809753488688338165143885251292298842463816890851180013674761343809762943177","seed":64809753488688338165143885251292298842463816890851180013674761343809762943177,"line":729,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/39.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 2490802361 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 2490802361 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"46.keymgr_stress_all_with_rand_reset.87113288530540472782814019250571476841994969339923409276349806897997963814249","seed":87113288530540472782814019250571476841994969339923409276349806897997963814249,"line":132,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/46.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 163097055 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 163097055 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"48.keymgr_stress_all_with_rand_reset.104538169045516179727571838911060650671158266163942006743763724048744989917880","seed":104538169045516179727571838911060650671158266163942006743763724048744989917880,"line":825,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/48.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 1118657514 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.keymgr_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 1118657514 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_scoreboard.sv:353) scoreboard [scoreboard] alert recov_operation_err did not trigger max_delay:*":[{"name":"keymgr_lc_disable","qual_name":"8.keymgr_lc_disable.26536613166784108095678042091056106721288095146909815209738959790682981544043","seed":26536613166784108095678042091056106721288095146909815209738959790682981544043,"line":92,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/8.keymgr_lc_disable/latest/run.log","log_context":["UVM_ERROR @  56011945 ps: (cip_base_scoreboard.sv:353) uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] alert recov_operation_err did not trigger max_delay:2000\n","UVM_INFO @  56011945 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_sideload_aes","qual_name":"9.keymgr_sideload_aes.102835817746506043406826610975918980529101775834691489844828284758419023312226","seed":102835817746506043406826610975918980529101775834691489844828284758419023312226,"line":90,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/9.keymgr_sideload_aes/latest/run.log","log_context":["UVM_ERROR @   1528356 ps: (cip_base_scoreboard.sv:353) uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] alert recov_operation_err did not trigger max_delay:4\n","UVM_INFO @   1528356 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_sideload_aes","qual_name":"14.keymgr_sideload_aes.33044852185948162271755267057610694919719427098062404353185313039216787691774","seed":33044852185948162271755267057610694919719427098062404353185313039216787691774,"line":96,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/14.keymgr_sideload_aes/latest/run.log","log_context":["UVM_ERROR @  28639449 ps: (cip_base_scoreboard.sv:353) uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] alert recov_operation_err did not trigger max_delay:4\n","UVM_INFO @  28639449 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all_with_rand_reset","qual_name":"18.keymgr_stress_all_with_rand_reset.10676997524985934435524740901805391369867816148469233337234162917247790271318","seed":10676997524985934435524740901805391369867816148469233337234162917247790271318,"line":513,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/18.keymgr_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @  72641363 ps: (cip_base_scoreboard.sv:353) uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] alert recov_operation_err did not trigger max_delay:4\n","UVM_INFO @  72641363 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"keymgr_stress_all","qual_name":"42.keymgr_stress_all.23769229894021363847272939476817710935598185916577913182912419745613827841298","seed":23769229894021363847272939476817710935598185916577913182912419745613827841298,"line":952,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/42.keymgr_stress_all/latest/run.log","log_context":["UVM_ERROR @ 919473749 ps: (cip_base_scoreboard.sv:353) uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] alert recov_operation_err did not trigger max_delay:4\n","UVM_INFO @ 919473749 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (keymgr_scoreboard.sv:689) [scoreboard] Check failed edn_fifos[*].used() == * (* [*] vs * [*])":[{"name":"keymgr_lc_disable","qual_name":"44.keymgr_lc_disable.92505481293808718186795709191186257305103461144801152949278891835622900001571","seed":92505481293808718186795709191186257305103461144801152949278891835622900001571,"line":323,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/44.keymgr_lc_disable/latest/run.log","log_context":["UVM_ERROR @  43943795 ps: (keymgr_scoreboard.sv:689) [uvm_test_top.env.scoreboard] Check failed edn_fifos[0].used() == 2 (0 [0x0] vs 2 [0x2]) \n","UVM_INFO @  43943795 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (keymgr_scoreboard.sv:766) [scoreboard] Check failed item.d_data != `gmv(csr) (* [*] vs * [*]) reg name: keymgr_reg_block.sw_share1_output_*":[{"name":"keymgr_stress_all","qual_name":"44.keymgr_stress_all.8415752753853443870736546499060717280813974727816575559404090328811408439970","seed":8415752753853443870736546499060717280813974727816575559404090328811408439970,"line":1281,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/44.keymgr_stress_all/latest/run.log","log_context":["UVM_ERROR @ 396795811 ps: (keymgr_scoreboard.sv:766) [uvm_test_top.env.scoreboard] Check failed item.d_data != `gmv(csr) (0 [0x0] vs 0 [0x0]) reg name: keymgr_reg_block.sw_share1_output_4\n","UVM_INFO @ 396795811 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (csr_utils_pkg.sv:456) [csr_utils_pkg::csr_rd_check.isolation_fork.unnamed$$_*] Check failed obs == exp (* [*] vs * [*]) Regname: keymgr_reg_block.err_code reset value: *":[{"name":"keymgr_csr_aliasing","qual_name":"2.keymgr_csr_aliasing.46290024744735266208428063190088532216984491340616474745458111692308676541487","seed":46290024744735266208428063190088532216984491340616474745458111692308676541487,"line":81,"log_path":"/nightly/current_run/scratch/master/keymgr-sim-vcs/2.keymgr_csr_aliasing/latest/run.log","log_context":["UVM_ERROR @ 851200256 ps: (csr_utils_pkg.sv:456) [csr_utils_pkg::csr_rd_check.isolation_fork.unnamed$$_0] Check failed obs == exp (4 [0x4] vs 0 [0x0]) Regname: keymgr_reg_block.err_code reset value: 0x0 \n","UVM_INFO @ 851200256 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":2063,"total":2100,"percent":98.23809523809524}