{"block":{"name":"kmac","variant":"unmasked","commit":"114d1c49baa0199187d94a8aef571ce286b15a72","commit_short":"114d1c4","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/114d1c49baa0199187d94a8aef571ce286b15a72","revision_info":"GitHub Revision: [`114d1c4`](https://github.com/lowrisc/opentitan/tree/114d1c49baa0199187d94a8aef571ce286b15a72)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-03-27T17:03:20Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/kmac_unmasked/data/kmac_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"kmac_smoke":{"max_time":52.3,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"csr_hw_reset":{"tests":{"kmac_csr_hw_reset":{"max_time":1.29,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_rw":{"tests":{"kmac_csr_rw":{"max_time":1.28,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"csr_bit_bash":{"tests":{"kmac_csr_bit_bash":{"max_time":14.65,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_aliasing":{"tests":{"kmac_csr_aliasing":{"max_time":6.14,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"kmac_csr_mem_rw_with_rand_reset":{"max_time":2.57,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"kmac_csr_rw":{"max_time":1.28,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"kmac_csr_aliasing":{"max_time":6.14,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"mem_walk":{"tests":{"kmac_mem_walk":{"max_time":1.06,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"mem_partial_access":{"tests":{"kmac_mem_partial_access":{"max_time":1.74,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0}},"passed":140,"total":140,"percent":100.0},"V2":{"testpoints":{"long_msg_and_output":{"tests":{"kmac_long_msg_and_output":{"max_time":2577.03,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"burst_write":{"tests":{"kmac_burst_write":{"max_time":771.15,"sim_time":0.0,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0},"test_vectors":{"tests":{"kmac_test_vectors_sha3_224":{"max_time":31.29,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"kmac_test_vectors_sha3_256":{"max_time":1415.21,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"kmac_test_vectors_sha3_384":{"max_time":996.6499999999999,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"kmac_test_vectors_sha3_512":{"max_time":800.65,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"kmac_test_vectors_shake_128":{"max_time":1204.98,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"kmac_test_vectors_shake_256":{"max_time":1504.4,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"kmac_test_vectors_kmac":{"max_time":2.59,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"kmac_test_vectors_kmac_xof":{"max_time":2.18,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":40,"total":40,"percent":100.0},"sideload":{"tests":{"kmac_sideload":{"max_time":363.78,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"app":{"tests":{"kmac_app":{"max_time":257.06,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"app_with_partial_data":{"tests":{"kmac_app_with_partial_data":{"max_time":240.88,"sim_time":0.0,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"entropy_refresh":{"tests":{"kmac_entropy_refresh":{"max_time":311.74,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"error":{"tests":{"kmac_error":{"max_time":289.7,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"key_error":{"tests":{"kmac_key_error":{"max_time":11.44,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sideload_invalid":{"tests":{"kmac_sideload_invalid":{"max_time":140.95,"sim_time":0.0,"passed":38,"total":50,"percent":76.0}},"passed":38,"total":50,"percent":76.0},"edn_timeout_error":{"tests":{"kmac_edn_timeout_error":{"max_time":26.51,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"entropy_mode_error":{"tests":{"kmac_entropy_mode_error":{"max_time":26.75,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"entropy_ready_error":{"tests":{"kmac_entropy_ready_error":{"max_time":43.83,"sim_time":0.0,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"lc_escalation":{"tests":{"kmac_lc_escalation":{"max_time":22.41,"sim_time":0.0,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0},"stress_all":{"tests":{"kmac_stress_all":{"max_time":2091.48,"sim_time":0.0,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0},"intr_test":{"tests":{"kmac_intr_test":{"max_time":1.06,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"alert_test":{"tests":{"kmac_alert_test":{"max_time":1.22,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"kmac_tl_errors":{"max_time":3.3,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_illegal_access":{"tests":{"kmac_tl_errors":{"max_time":3.3,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_outstanding_access":{"tests":{"kmac_csr_hw_reset":{"max_time":1.29,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"kmac_csr_rw":{"max_time":1.28,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"kmac_csr_aliasing":{"max_time":6.14,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"kmac_same_csr_outstanding":{"max_time":2.44,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_partial_access":{"tests":{"kmac_csr_hw_reset":{"max_time":1.29,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"kmac_csr_rw":{"max_time":1.28,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"kmac_csr_aliasing":{"max_time":6.14,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"kmac_same_csr_outstanding":{"max_time":2.44,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":825,"total":840,"percent":98.21428571428571},"V2S":{"testpoints":{"shadow_reg_update_error":{"tests":{"kmac_shadow_reg_errors":{"max_time":2.57,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"shadow_reg_read_clear_staged_value":{"tests":{"kmac_shadow_reg_errors":{"max_time":2.57,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"shadow_reg_storage_error":{"tests":{"kmac_shadow_reg_errors":{"max_time":2.57,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"shadowed_reset_glitch":{"tests":{"kmac_shadow_reg_errors":{"max_time":2.57,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"shadow_reg_update_error_with_csr_rw":{"tests":{"kmac_shadow_reg_errors_with_csr_rw":{"max_time":4.47,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_intg_err":{"tests":{"kmac_sec_cm":{"max_time":53.0,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"kmac_tl_intg_err":{"max_time":4.14,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"kmac_tl_intg_err":{"max_time":4.14,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_lc_escalate_en_intersig_mubi":{"tests":{"kmac_lc_escalation":{"max_time":22.41,"sim_time":0.0,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0},"sec_cm_sw_key_key_masking":{"tests":{"kmac_smoke":{"max_time":52.3,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_key_sideload":{"tests":{"kmac_sideload":{"max_time":363.78,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_cfg_shadowed_config_shadow":{"tests":{"kmac_shadow_reg_errors":{"max_time":2.57,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_fsm_sparse":{"tests":{"kmac_sec_cm":{"max_time":53.0,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_ctr_redun":{"tests":{"kmac_sec_cm":{"max_time":53.0,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_packer_ctr_redun":{"tests":{"kmac_sec_cm":{"max_time":53.0,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_cfg_shadowed_config_regwen":{"tests":{"kmac_smoke":{"max_time":52.3,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_fsm_global_esc":{"tests":{"kmac_lc_escalation":{"max_time":22.41,"sim_time":0.0,"passed":49,"total":50,"percent":98.0}},"passed":49,"total":50,"percent":98.0},"sec_cm_fsm_local_esc":{"tests":{"kmac_sec_cm":{"max_time":53.0,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"sec_cm_absorbed_ctrl_mubi":{"tests":{"kmac_mubi":{"max_time":153.73,"sim_time":0.0,"passed":10,"total":10,"percent":100.0}},"passed":10,"total":10,"percent":100.0},"sec_cm_sw_cmd_ctrl_sparse":{"tests":{"kmac_smoke":{"max_time":52.3,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":493,"total":495,"percent":99.5959595959596},"V3":{"testpoints":{"stress_all_with_rand_reset":{"tests":{"kmac_stress_all_with_rand_reset":{"max_time":129.77,"sim_time":0.0,"passed":8,"total":10,"percent":80.0}},"passed":8,"total":10,"percent":80.0}},"passed":8,"total":10,"percent":80.0}},"coverage":{"code":{"block":null,"line_statement":97.65,"branch":95.93,"condition_expression":94.75,"toggle":100.0,"fsm":73.55},"assertion":97.9,"functional":96.68},"cov_report_page":"/nightly/current_run/scratch/master/kmac_unmasked-sim-vcs/cov_report/dashboard.html","failed_jobs":{"buckets":{"UVM_FATAL (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=*, Comparison=CompareOpEq, exp_data=*, call_count=3)":[{"name":"kmac_sideload_invalid","qual_name":"0.kmac_sideload_invalid.8265750615667350674873630605618288691373147093763761219896550099762280000483","seed":8265750615667350674873630605618288691373147093763761219896550099762280000483,"line":84,"log_path":"/nightly/current_run/scratch/master/kmac_unmasked-sim-vcs/0.kmac_sideload_invalid/latest/run.log","log_context":["UVM_FATAL @ 10095733900 ps: (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=0x61b9c000, Comparison=CompareOpEq, exp_data=0x1, call_count=3)\n","UVM_INFO @ 10095733900 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"kmac_sideload_invalid","qual_name":"15.kmac_sideload_invalid.104009503013768488659258113216687353187838471382357003361068951655704641416856","seed":104009503013768488659258113216687353187838471382357003361068951655704641416856,"line":84,"log_path":"/nightly/current_run/scratch/master/kmac_unmasked-sim-vcs/15.kmac_sideload_invalid/latest/run.log","log_context":["UVM_FATAL @ 10061419094 ps: (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=0xfdee4000, Comparison=CompareOpEq, exp_data=0x1, call_count=3)\n","UVM_INFO @ 10061419094 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"kmac_sideload_invalid","qual_name":"24.kmac_sideload_invalid.70072974793108794262346145886590359568253710654332752961250991006199991313077","seed":70072974793108794262346145886590359568253710654332752961250991006199991313077,"line":84,"log_path":"/nightly/current_run/scratch/master/kmac_unmasked-sim-vcs/24.kmac_sideload_invalid/latest/run.log","log_context":["UVM_FATAL @ 10016819067 ps: (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=0xb070d000, Comparison=CompareOpEq, exp_data=0x1, call_count=3)\n","UVM_INFO @ 10016819067 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_vseq.sv:847) [kmac_common_vseq] Check failed data & ~ro_mask == * (* [*] vs * [*])":[{"name":"kmac_stress_all_with_rand_reset","qual_name":"5.kmac_stress_all_with_rand_reset.89893745538307455422930969050037059472531746434670832263771124105890226152873","seed":89893745538307455422930969050037059472531746434670832263771124105890226152873,"line":381,"log_path":"/nightly/current_run/scratch/master/kmac_unmasked-sim-vcs/5.kmac_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 17487050184 ps: (cip_base_vseq.sv:847) [uvm_test_top.env.virtual_sequencer.kmac_common_vseq] Check failed data & ~ro_mask == 0 (4 [0x4] vs 0 [0x0]) \n","UVM_INFO @ 17487050184 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_base_vseq.sv:1236) [kmac_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"kmac_stress_all_with_rand_reset","qual_name":"9.kmac_stress_all_with_rand_reset.22166330909462276015978119629030786217129057206821073925949500357852691379842","seed":22166330909462276015978119629030786217129057206821073925949500357852691379842,"line":184,"log_path":"/nightly/current_run/scratch/master/kmac_unmasked-sim-vcs/9.kmac_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 6657733094 ps: (cip_base_vseq.sv:1236) [uvm_test_top.env.virtual_sequencer.kmac_common_vseq] Check failed (!has_outstanding_access()) Waited 100000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 6657733094 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=*, Comparison=CompareOpEq, exp_data=*, call_count=5)":[{"name":"kmac_sideload_invalid","qual_name":"13.kmac_sideload_invalid.79758590070755918181495329697022036347531297490997839824366483480502673150012","seed":79758590070755918181495329697022036347531297490997839824366483480502673150012,"line":86,"log_path":"/nightly/current_run/scratch/master/kmac_unmasked-sim-vcs/13.kmac_sideload_invalid/latest/run.log","log_context":["UVM_FATAL @ 10179068313 ps: (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=0x77498000, Comparison=CompareOpEq, exp_data=0x1, call_count=5)\n","UVM_INFO @ 10179068313 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=*, Comparison=CompareOpEq, exp_data=*, call_count=12)":[{"name":"kmac_sideload_invalid","qual_name":"18.kmac_sideload_invalid.34541545922792240621378234227853830690207377267066478933251559316795702084549","seed":34541545922792240621378234227853830690207377267066478933251559316795702084549,"line":94,"log_path":"/nightly/current_run/scratch/master/kmac_unmasked-sim-vcs/18.kmac_sideload_invalid/latest/run.log","log_context":["UVM_FATAL @ 10076729174 ps: (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=0x92d45000, Comparison=CompareOpEq, exp_data=0x1, call_count=12)\n","UVM_INFO @ 10076729174 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"Job returned non-zero exit code":[{"name":"kmac_lc_escalation","qual_name":"24.kmac_lc_escalation.7310456717533261114155580987052696234602776038755599056447154354063977976605","seed":7310456717533261114155580987052696234602776038755599056447154354063977976605,"line":null,"log_path":"/nightly/current_run/scratch/master/kmac_unmasked-sim-vcs/24.kmac_lc_escalation/latest/run.log","log_context":["Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.\n","Chronologic VCS simulator copyright 1991-2023\n","Contains Synopsys proprietary information.\n","Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64;  Mar 27 20:46 2026\n","[SCL] Error:  One possible reason for this error is that FLEXlm version of the application is higher than the license daemon version. If this is the case, please upgrade the license daemon to latest version (SCL-602)\n","Fatal License Error.\n","Internal FLEXlm Error.\n","Please contact VCS Customer Support at 1-800-VERILOG for more information.\n","\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:64: simulate] Error 255\n"]},{"name":"kmac_stress_all","qual_name":"24.kmac_stress_all.108123699692813363681308004471552792974809361417370295174118397797787541632264","seed":108123699692813363681308004471552792974809361417370295174118397797787541632264,"line":null,"log_path":"/nightly/current_run/scratch/master/kmac_unmasked-sim-vcs/24.kmac_stress_all/latest/run.log","log_context":["Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.\n","Chronologic VCS simulator copyright 1991-2023\n","Contains Synopsys proprietary information.\n","Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64;  Mar 27 20:46 2026\n","[SCL] Error:  One possible reason for this error is that FLEXlm version of the application is higher than the license daemon version. If this is the case, please upgrade the license daemon to latest version (SCL-602)\n","Fatal License Error.\n","Internal FLEXlm Error.\n","Please contact VCS Customer Support at 1-800-VERILOG for more information.\n","\n","make: *** [/nightly/current_run/opentitan/hw/dv/tools/dvsim/sim.mk:64: simulate] Error 255\n"]}],"UVM_FATAL (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=*, Comparison=CompareOpEq, exp_data=*, call_count=6)":[{"name":"kmac_sideload_invalid","qual_name":"27.kmac_sideload_invalid.49070476082373636511662593793800151498591338543774058619086260449174687882229","seed":49070476082373636511662593793800151498591338543774058619086260449174687882229,"line":93,"log_path":"/nightly/current_run/scratch/master/kmac_unmasked-sim-vcs/27.kmac_sideload_invalid/latest/run.log","log_context":["UVM_FATAL @ 10049849295 ps: (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=0xcd7a2000, Comparison=CompareOpEq, exp_data=0x1, call_count=6)\n","UVM_INFO @ 10049849295 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=*, Comparison=CompareOpEq, exp_data=*, call_count=15)":[{"name":"kmac_sideload_invalid","qual_name":"30.kmac_sideload_invalid.11605037360141196439784867325120672571108891536826711193991072918479637665318","seed":11605037360141196439784867325120672571108891536826711193991072918479637665318,"line":98,"log_path":"/nightly/current_run/scratch/master/kmac_unmasked-sim-vcs/30.kmac_sideload_invalid/latest/run.log","log_context":["UVM_FATAL @ 10495051683 ps: (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=0xedc95000, Comparison=CompareOpEq, exp_data=0x1, call_count=15)\n","UVM_INFO @ 10495051683 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=*, Comparison=CompareOpEq, exp_data=*, call_count=2)":[{"name":"kmac_sideload_invalid","qual_name":"33.kmac_sideload_invalid.44212007233322347251496177723917693125404321113246713387477860818111581911773","seed":44212007233322347251496177723917693125404321113246713387477860818111581911773,"line":83,"log_path":"/nightly/current_run/scratch/master/kmac_unmasked-sim-vcs/33.kmac_sideload_invalid/latest/run.log","log_context":["UVM_FATAL @ 10030999734 ps: (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=0xbf66000, Comparison=CompareOpEq, exp_data=0x1, call_count=2)\n","UVM_INFO @ 10030999734 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"kmac_sideload_invalid","qual_name":"40.kmac_sideload_invalid.56045801968549244157551271554456771241069958788452022240960956748471015084136","seed":56045801968549244157551271554456771241069958788452022240960956748471015084136,"line":83,"log_path":"/nightly/current_run/scratch/master/kmac_unmasked-sim-vcs/40.kmac_sideload_invalid/latest/run.log","log_context":["UVM_FATAL @ 10126789484 ps: (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=0x7fe60000, Comparison=CompareOpEq, exp_data=0x1, call_count=2)\n","UVM_INFO @ 10126789484 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=*, Comparison=CompareOpEq, exp_data=*, call_count=14)":[{"name":"kmac_sideload_invalid","qual_name":"36.kmac_sideload_invalid.15947519616396715462469470112294064847531065382426931872364120940620167982613","seed":15947519616396715462469470112294064847531065382426931872364120940620167982613,"line":97,"log_path":"/nightly/current_run/scratch/master/kmac_unmasked-sim-vcs/36.kmac_sideload_invalid/latest/run.log","log_context":["UVM_FATAL @ 10343001988 ps: (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=0xbe356000, Comparison=CompareOpEq, exp_data=0x1, call_count=14)\n","UVM_INFO @ 10343001988 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=*, Comparison=CompareOpEq, exp_data=*, call_count=4)":[{"name":"kmac_sideload_invalid","qual_name":"39.kmac_sideload_invalid.69462961814589446745658645778963520715111435926919899892225781153728262546226","seed":69462961814589446745658645778963520715111435926919899892225781153728262546226,"line":86,"log_path":"/nightly/current_run/scratch/master/kmac_unmasked-sim-vcs/39.kmac_sideload_invalid/latest/run.log","log_context":["UVM_FATAL @ 10127643814 ps: (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=0x1c1a3000, Comparison=CompareOpEq, exp_data=0x1, call_count=4)\n","UVM_INFO @ 10127643814 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=*, Comparison=CompareOpEq, exp_data=*, call_count=25)":[{"name":"kmac_sideload_invalid","qual_name":"43.kmac_sideload_invalid.81392008220204602646058741455559700434439855113205033431737224671572146396607","seed":81392008220204602646058741455559700434439855113205033431737224671572146396607,"line":107,"log_path":"/nightly/current_run/scratch/master/kmac_unmasked-sim-vcs/43.kmac_sideload_invalid/latest/run.log","log_context":["UVM_FATAL @ 12612848494 ps: (csr_utils_pkg.sv:614) [csr_utils_pkg::csr_spinwait.isolation_fork] timeout kmac_reg_block.intr_state.kmac_done (addr=0xf7705000, Comparison=CompareOpEq, exp_data=0x1, call_count=25)\n","UVM_INFO @ 12612848494 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of * ps hit, indicating a probable testbench issue":[{"name":"kmac_burst_write","qual_name":"43.kmac_burst_write.7840102414343001280099611954520405320864815779260241207228325126624221650464","seed":7840102414343001280099611954520405320864815779260241207228325126624221650464,"line":212,"log_path":"/nightly/current_run/scratch/master/kmac_unmasked-sim-vcs/43.kmac_burst_write/latest/run.log","log_context":["UVM_FATAL @ 500000000000 ps: (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of 500000000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 500000000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":1466,"total":1485,"percent":98.72053872053873}