{"block":{"name":"sram_ctrl","variant":"ret","commit":"114d1c49baa0199187d94a8aef571ce286b15a72","commit_short":"114d1c4","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/114d1c49baa0199187d94a8aef571ce286b15a72","revision_info":"GitHub Revision: [`114d1c4`](https://github.com/lowrisc/opentitan/tree/114d1c49baa0199187d94a8aef571ce286b15a72)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-03-27T17:03:20Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/sram_ctrl_ret/data/sram_ctrl_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"sram_ctrl_smoke":{"max_time":100.43,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"csr_hw_reset":{"tests":{"sram_ctrl_csr_hw_reset":{"max_time":1.05,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_rw":{"tests":{"sram_ctrl_csr_rw":{"max_time":0.99,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"csr_bit_bash":{"tests":{"sram_ctrl_csr_bit_bash":{"max_time":2.04,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_aliasing":{"tests":{"sram_ctrl_csr_aliasing":{"max_time":1.08,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"sram_ctrl_csr_mem_rw_with_rand_reset":{"max_time":2.32,"sim_time":0.0,"passed":19,"total":20,"percent":95.0}},"passed":19,"total":20,"percent":95.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"sram_ctrl_csr_rw":{"max_time":0.99,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"sram_ctrl_csr_aliasing":{"max_time":1.08,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"mem_walk":{"tests":{"sram_ctrl_mem_walk":{"max_time":13.71,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"mem_partial_access":{"tests":{"sram_ctrl_mem_partial_access":{"max_time":6.26,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":229,"total":230,"percent":99.56521739130434},"V2":{"testpoints":{"multiple_keys":{"tests":{"sram_ctrl_multiple_keys":{"max_time":1174.31,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"stress_pipeline":{"tests":{"sram_ctrl_stress_pipeline":{"max_time":393.1,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"bijection":{"tests":{"sram_ctrl_bijection":{"max_time":65.22,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"access_during_key_req":{"tests":{"sram_ctrl_access_during_key_req":{"max_time":1106.61,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"lc_escalation":{"tests":{"sram_ctrl_lc_escalation":{"max_time":10.29,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"executable":{"tests":{"sram_ctrl_executable":{"max_time":1365.33,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"partial_access":{"tests":{"sram_ctrl_partial_access":{"max_time":78.62,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"sram_ctrl_partial_access_b2b":{"max_time":495.86,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":100,"total":100,"percent":100.0},"max_throughput":{"tests":{"sram_ctrl_max_throughput":{"max_time":89.82,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"sram_ctrl_throughput_w_partial_write":{"max_time":90.79,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"sram_ctrl_throughput_w_readback":{"max_time":86.95,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":150,"total":150,"percent":100.0},"regwen":{"tests":{"sram_ctrl_regwen":{"max_time":1345.81,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"ram_cfg":{"tests":{"sram_ctrl_ram_cfg":{"max_time":1.18,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"stress_all":{"tests":{"sram_ctrl_stress_all":{"max_time":5773.52,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"alert_test":{"tests":{"sram_ctrl_alert_test":{"max_time":1.02,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"sram_ctrl_tl_errors":{"max_time":4.83,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_illegal_access":{"tests":{"sram_ctrl_tl_errors":{"max_time":4.83,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_outstanding_access":{"tests":{"sram_ctrl_csr_hw_reset":{"max_time":1.05,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"sram_ctrl_csr_rw":{"max_time":0.99,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"sram_ctrl_csr_aliasing":{"max_time":1.08,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"sram_ctrl_same_csr_outstanding":{"max_time":1.11,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_partial_access":{"tests":{"sram_ctrl_csr_hw_reset":{"max_time":1.05,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"sram_ctrl_csr_rw":{"max_time":0.99,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"sram_ctrl_csr_aliasing":{"max_time":1.08,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"sram_ctrl_same_csr_outstanding":{"max_time":1.11,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":890,"total":890,"percent":100.0},"V2S":{"testpoints":{"passthru_mem_tl_intg_err":{"tests":{"sram_ctrl_passthru_mem_tl_intg_err":{"max_time":3.63,"sim_time":0.0,"passed":19,"total":20,"percent":95.0}},"passed":19,"total":20,"percent":95.0},"tl_intg_err":{"tests":{"sram_ctrl_tl_intg_err":{"max_time":2.24,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"sram_ctrl_sec_cm":{"max_time":0.99,"sim_time":0.0,"passed":0,"total":5,"percent":0.0}},"passed":20,"total":25,"percent":80.0},"prim_count_check":{"tests":{"sram_ctrl_sec_cm":{"max_time":0.99,"sim_time":0.0,"passed":0,"total":5,"percent":0.0}},"passed":0,"total":5,"percent":0.0},"sec_cm_bus_integrity":{"tests":{"sram_ctrl_tl_intg_err":{"max_time":2.24,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_ctrl_config_regwen":{"tests":{"sram_ctrl_regwen":{"max_time":1345.81,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_readback_config_regwen":{"tests":{"sram_ctrl_regwen":{"max_time":1345.81,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_exec_config_regwen":{"tests":{"sram_ctrl_csr_rw":{"max_time":0.99,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"sec_cm_exec_config_mubi":{"tests":{"sram_ctrl_executable":{"max_time":1365.33,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_exec_intersig_mubi":{"tests":{"sram_ctrl_executable":{"max_time":1365.33,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_lc_hw_debug_en_intersig_mubi":{"tests":{"sram_ctrl_executable":{"max_time":1365.33,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_lc_escalate_en_intersig_mubi":{"tests":{"sram_ctrl_lc_escalation":{"max_time":10.29,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_prim_ram_ctrl_mubi":{"tests":{"sram_ctrl_mubi_enc_err":{"max_time":1.51,"sim_time":0.0,"passed":44,"total":50,"percent":88.0}},"passed":44,"total":50,"percent":88.0},"sec_cm_mem_integrity":{"tests":{"sram_ctrl_passthru_mem_tl_intg_err":{"max_time":3.63,"sim_time":0.0,"passed":19,"total":20,"percent":95.0}},"passed":19,"total":20,"percent":95.0},"sec_cm_mem_readback":{"tests":{"sram_ctrl_readback_err":{"max_time":1.47,"sim_time":0.0,"passed":34,"total":50,"percent":68.0}},"passed":34,"total":50,"percent":68.0},"sec_cm_mem_scramble":{"tests":{"sram_ctrl_smoke":{"max_time":100.43,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_addr_scramble":{"tests":{"sram_ctrl_smoke":{"max_time":100.43,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_instr_bus_lc_gated":{"tests":{"sram_ctrl_executable":{"max_time":1365.33,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_ram_tl_lc_gate_fsm_sparse":{"tests":{"sram_ctrl_sec_cm":{"max_time":0.99,"sim_time":0.0,"passed":0,"total":5,"percent":0.0}},"passed":0,"total":5,"percent":0.0},"sec_cm_key_global_esc":{"tests":{"sram_ctrl_lc_escalation":{"max_time":10.29,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_key_local_esc":{"tests":{"sram_ctrl_sec_cm":{"max_time":0.99,"sim_time":0.0,"passed":0,"total":5,"percent":0.0}},"passed":0,"total":5,"percent":0.0},"sec_cm_init_ctr_redun":{"tests":{"sram_ctrl_sec_cm":{"max_time":0.99,"sim_time":0.0,"passed":0,"total":5,"percent":0.0}},"passed":0,"total":5,"percent":0.0},"sec_cm_scramble_key_sideload":{"tests":{"sram_ctrl_smoke":{"max_time":100.43,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"sec_cm_tlul_fifo_ctr_redun":{"tests":{"sram_ctrl_sec_cm":{"max_time":0.99,"sim_time":0.0,"passed":0,"total":5,"percent":0.0}},"passed":0,"total":5,"percent":0.0}},"passed":726,"total":780,"percent":93.07692307692308},"V3":{"testpoints":{"stress_all_with_rand_reset":{"tests":{"sram_ctrl_stress_all_with_rand_reset":{"max_time":672.76,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"coverage":{"code":{"block":null,"line_statement":99.07,"branch":97.98,"condition_expression":92.9,"toggle":90.66,"fsm":100.0},"assertion":95.79,"functional":98.33},"cov_report_page":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/cov_report/dashboard.html","failed_jobs":{"buckets":{"UVM_ERROR (csr_utils_pkg.sv:456) [csr_utils_pkg::csr_rd_check.isolation_fork.unnamed$$_*] Check failed obs == exp (* [*] vs * [*]) Regname: sram_ctrl_regs_reg_block.scr_key_rotated.success reset value: *":[{"name":"sram_ctrl_csr_mem_rw_with_rand_reset","qual_name":"9.sram_ctrl_csr_mem_rw_with_rand_reset.29574198062076459077967029378355901597853955722122273814495354020524727151840","seed":29574198062076459077967029378355901597853955722122273814495354020524727151840,"line":103,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/9.sram_ctrl_csr_mem_rw_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @  48586586 ps: (csr_utils_pkg.sv:456) [csr_utils_pkg::csr_rd_check.isolation_fork.unnamed$$_0] Check failed obs == exp (5 [0x5] vs 9 [0x9]) Regname: sram_ctrl_regs_reg_block.scr_key_rotated.success reset value: 0x9 \n","UVM_INFO @  48586586 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_tl_seq_item.sv:227) sequencer [req] d_user.data_intg act (*) != exp (*)":[{"name":"sram_ctrl_passthru_mem_tl_intg_err","qual_name":"19.sram_ctrl_passthru_mem_tl_intg_err.14120119741291097727367880092512310749588588139950512500069212263962044272874","seed":14120119741291097727367880092512310749588588139950512500069212263962044272874,"line":121,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/19.sram_ctrl_passthru_mem_tl_intg_err/latest/run.log","log_context":["UVM_ERROR @ 643946296 ps: (cip_tl_seq_item.sv:227) uvm_test_top.env.m_tl_agent_sram_ctrl_prim_reg_block.sequencer [uvm_test_top.env.virtual_sequencer.sram_ctrl_common_vseq.tl_seq.req] d_user.data_intg act (0x59) != exp (0x7a)\n","UVM_INFO @ 643946296 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"Offending '(d2h.d_opcode === (((curr_fwd ? curr_req.opcode : pend_req[d2h.d_source].opcode) == Get) ? AccessAckData : AccessAck))'":[{"name":"sram_ctrl_sec_cm","qual_name":"0.sram_ctrl_sec_cm.86609436776011142476359714305062898693460903129064589491021464625643718499593","seed":86609436776011142476359714305062898693460903129064589491021464625643718499593,"line":106,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/0.sram_ctrl_sec_cm/latest/run.log","log_context":["\tOffending '(d2h.d_opcode === (((curr_fwd ? curr_req.opcode : pend_req[d2h.d_source].opcode) == Get) ? AccessAckData : AccessAck))'\n","\"src/lowrisc_tlul_common_0.1/rtl/tlul_assert.sv\", 293: tb.dut.tlul_assert_device_ram.gen_device.gen_d2h.respMustHaveReq_A: started at 1919760ps failed at 1919760ps\n","\tOffending '(curr_fwd | pend_req[d2h.d_source].pend)'\n","UVM_ERROR @   3308648 ps: (csr_utils_pkg.sv:456) [csr_utils_pkg::csr_rd_check.isolation_fork.unnamed$$_0] Check failed obs == exp (0 [0x0] vs 1 [0x1]) Regname: sram_ctrl_regs_reg_block.status.init_error reset value: 0x0 \n","UVM_INFO @   3308648 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n"]}],"UVM_ERROR (csr_utils_pkg.sv:456) [csr_utils_pkg::csr_rd_check.isolation_fork.unnamed$$_*] Check failed obs == exp (* [*] vs * [*]) Regname: sram_ctrl_regs_reg_block.status.init_error reset value: *":[{"name":"sram_ctrl_sec_cm","qual_name":"1.sram_ctrl_sec_cm.28813086533569436053164366039012771734868614444043128493078882837736385432678","seed":28813086533569436053164366039012771734868614444043128493078882837736385432678,"line":107,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/1.sram_ctrl_sec_cm/latest/run.log","log_context":["UVM_ERROR @  15110548 ps: (csr_utils_pkg.sv:456) [csr_utils_pkg::csr_rd_check.isolation_fork.unnamed$$_0] Check failed obs == exp (0 [0x0] vs 1 [0x1]) Regname: sram_ctrl_regs_reg_block.status.init_error reset value: 0x0 \n","UVM_INFO @  15110548 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_sec_cm","qual_name":"2.sram_ctrl_sec_cm.30531828139282630187475536967117828364519708236360498106454426577351177687810","seed":30531828139282630187475536967117828364519708236360498106454426577351177687810,"line":105,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/2.sram_ctrl_sec_cm/latest/run.log","log_context":["UVM_ERROR @   7045202 ps: (csr_utils_pkg.sv:456) [csr_utils_pkg::csr_rd_check.isolation_fork.unnamed$$_0] Check failed obs == exp (0 [0x0] vs 1 [0x1]) Regname: sram_ctrl_regs_reg_block.status.init_error reset value: 0x0 \n","UVM_INFO @   7045202 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_sec_cm","qual_name":"3.sram_ctrl_sec_cm.113338228361123751629612878805789453655797149012997012513745233739104131629050","seed":113338228361123751629612878805789453655797149012997012513745233739104131629050,"line":107,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/3.sram_ctrl_sec_cm/latest/run.log","log_context":["UVM_ERROR @  13834886 ps: (csr_utils_pkg.sv:456) [csr_utils_pkg::csr_rd_check.isolation_fork.unnamed$$_0] Check failed obs == exp (0 [0x0] vs 1 [0x1]) Regname: sram_ctrl_regs_reg_block.status.init_error reset value: 0x0 \n","UVM_INFO @  13834886 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_ERROR (cip_tl_seq_item.sv:227) [req] d_user.data_intg act (*) != exp (*)":[{"name":"sram_ctrl_readback_err","qual_name":"4.sram_ctrl_readback_err.76895856250269184733315087368830178105203575265492144662405347794777423442168","seed":76895856250269184733315087368830178105203575265492144662405347794777423442168,"line":103,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/4.sram_ctrl_readback_err/latest/run.log","log_context":["UVM_ERROR @  26013999 ps: (cip_tl_seq_item.sv:227) [req] d_user.data_intg act (0x67) != exp (0x73)\n","UVM_INFO @  26013999 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_readback_err","qual_name":"7.sram_ctrl_readback_err.77799401266253977292861606783250695352416774452745884504605886497539339461793","seed":77799401266253977292861606783250695352416774452745884504605886497539339461793,"line":103,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/7.sram_ctrl_readback_err/latest/run.log","log_context":["UVM_ERROR @ 307726969 ps: (cip_tl_seq_item.sv:227) [req] d_user.data_intg act (0x76) != exp (0x4)\n","UVM_INFO @ 307726969 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_readback_err","qual_name":"9.sram_ctrl_readback_err.55660372310574837687889910278775204500242416618621882152477651291747578729547","seed":55660372310574837687889910278775204500242416618621882152477651291747578729547,"line":103,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/9.sram_ctrl_readback_err/latest/run.log","log_context":["UVM_ERROR @  37193751 ps: (cip_tl_seq_item.sv:227) [req] d_user.data_intg act (0x22) != exp (0x1f)\n","UVM_INFO @  37193751 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_readback_err","qual_name":"16.sram_ctrl_readback_err.25836022817720476738088236890186823909722317304265930640818830601395049470577","seed":25836022817720476738088236890186823909722317304265930640818830601395049470577,"line":103,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/16.sram_ctrl_readback_err/latest/run.log","log_context":["UVM_ERROR @  22443253 ps: (cip_tl_seq_item.sv:227) [req] d_user.data_intg act (0x26) != exp (0x37)\n","UVM_INFO @  22443253 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_readback_err","qual_name":"17.sram_ctrl_readback_err.10424742637133522833661167830337153834414551567363292622196048774922040867748","seed":10424742637133522833661167830337153834414551567363292622196048774922040867748,"line":103,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/17.sram_ctrl_readback_err/latest/run.log","log_context":["UVM_ERROR @  46394770 ps: (cip_tl_seq_item.sv:227) [req] d_user.data_intg act (0x29) != exp (0x33)\n","UVM_INFO @  46394770 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_readback_err","qual_name":"19.sram_ctrl_readback_err.105575147577288952531748139156071909705434270937086905077053043255952380008207","seed":105575147577288952531748139156071909705434270937086905077053043255952380008207,"line":103,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/19.sram_ctrl_readback_err/latest/run.log","log_context":["UVM_ERROR @ 242219387 ps: (cip_tl_seq_item.sv:227) [req] d_user.data_intg act (0x4c) != exp (0x22)\n","UVM_INFO @ 242219387 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_readback_err","qual_name":"24.sram_ctrl_readback_err.41172943939568671332040015279218767229498524999197018694960791607453127704693","seed":41172943939568671332040015279218767229498524999197018694960791607453127704693,"line":103,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/24.sram_ctrl_readback_err/latest/run.log","log_context":["UVM_ERROR @  95926957 ps: (cip_tl_seq_item.sv:227) [req] d_user.data_intg act (0xd) != exp (0x29)\n","UVM_INFO @  95926957 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_readback_err","qual_name":"28.sram_ctrl_readback_err.15338723783760950857589911875206943623346033106787924443283280545743357547023","seed":15338723783760950857589911875206943623346033106787924443283280545743357547023,"line":103,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/28.sram_ctrl_readback_err/latest/run.log","log_context":["UVM_ERROR @  26836604 ps: (cip_tl_seq_item.sv:227) [req] d_user.data_intg act (0x42) != exp (0x63)\n","UVM_INFO @  26836604 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_readback_err","qual_name":"29.sram_ctrl_readback_err.11346877239136350956469163461517136765773390724647425353559248663941403941894","seed":11346877239136350956469163461517136765773390724647425353559248663941403941894,"line":103,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/29.sram_ctrl_readback_err/latest/run.log","log_context":["UVM_ERROR @  28072453 ps: (cip_tl_seq_item.sv:227) [req] d_user.data_intg act (0x10) != exp (0x28)\n","UVM_INFO @  28072453 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_readback_err","qual_name":"34.sram_ctrl_readback_err.7413363999261819911174147562973356000218875508905872250714681825864012574705","seed":7413363999261819911174147562973356000218875508905872250714681825864012574705,"line":103,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/34.sram_ctrl_readback_err/latest/run.log","log_context":["UVM_ERROR @ 238118546 ps: (cip_tl_seq_item.sv:227) [req] d_user.data_intg act (0x3a) != exp (0x64)\n","UVM_INFO @ 238118546 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_readback_err","qual_name":"35.sram_ctrl_readback_err.28771627964273951110539166412933296399712000218993354042456168396344771921314","seed":28771627964273951110539166412933296399712000218993354042456168396344771921314,"line":103,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/35.sram_ctrl_readback_err/latest/run.log","log_context":["UVM_ERROR @  22463386 ps: (cip_tl_seq_item.sv:227) [req] d_user.data_intg act (0x7b) != exp (0x34)\n","UVM_INFO @  22463386 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_readback_err","qual_name":"37.sram_ctrl_readback_err.37654858823586931686961779681457015685850133477557437126230360404864500971835","seed":37654858823586931686961779681457015685850133477557437126230360404864500971835,"line":103,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/37.sram_ctrl_readback_err/latest/run.log","log_context":["UVM_ERROR @  26221629 ps: (cip_tl_seq_item.sv:227) [req] d_user.data_intg act (0x4c) != exp (0x6)\n","UVM_INFO @  26221629 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_readback_err","qual_name":"38.sram_ctrl_readback_err.88629123009214509940785352877940250106743114566716607694352584243494566251976","seed":88629123009214509940785352877940250106743114566716607694352584243494566251976,"line":103,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/38.sram_ctrl_readback_err/latest/run.log","log_context":["UVM_ERROR @  47467391 ps: (cip_tl_seq_item.sv:227) [req] d_user.data_intg act (0x56) != exp (0x1f)\n","UVM_INFO @  47467391 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_readback_err","qual_name":"41.sram_ctrl_readback_err.87438292111734458023280047016372335063286119501182036049096880496041627145138","seed":87438292111734458023280047016372335063286119501182036049096880496041627145138,"line":103,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/41.sram_ctrl_readback_err/latest/run.log","log_context":["UVM_ERROR @  22765441 ps: (cip_tl_seq_item.sv:227) [req] d_user.data_intg act (0x23) != exp (0x67)\n","UVM_INFO @  22765441 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_readback_err","qual_name":"42.sram_ctrl_readback_err.51287957400082781794099913216873791124003406813309149588486924884852373866730","seed":51287957400082781794099913216873791124003406813309149588486924884852373866730,"line":103,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/42.sram_ctrl_readback_err/latest/run.log","log_context":["UVM_ERROR @  58786230 ps: (cip_tl_seq_item.sv:227) [req] d_user.data_intg act (0x37) != exp (0x51)\n","UVM_INFO @  58786230 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"sram_ctrl_readback_err","qual_name":"44.sram_ctrl_readback_err.61520639051486422185337704689470046098523802978978926478757056975019787055054","seed":61520639051486422185337704689470046098523802978978926478757056975019787055054,"line":103,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/44.sram_ctrl_readback_err/latest/run.log","log_context":["UVM_ERROR @  67409908 ps: (cip_tl_seq_item.sv:227) [req] d_user.data_intg act (0x0) != exp (0x59)\n","UVM_INFO @  67409908 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"Offending '(depth_o <= *'(Depth))'":[{"name":"sram_ctrl_sec_cm","qual_name":"4.sram_ctrl_sec_cm.5921286213149010471446845746332798866192337937744200855588748901849830362892","seed":5921286213149010471446845746332798866192337937744200855588748901849830362892,"line":104,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/4.sram_ctrl_sec_cm/latest/run.log","log_context":["\tOffending '(depth_o <= 2'(Depth))'\n","UVM_ERROR @   3086435 ps: (prim_fifo_sync.sv:211) [ASSERT FAILED] depthShallNotExceedParamDepth\n","UVM_INFO @   3086435 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}],"Offending 'reqfifo_rvalid'":[{"name":"sram_ctrl_mubi_enc_err","qual_name":"6.sram_ctrl_mubi_enc_err.14872787375868364326956158884909827808297120274800031625156230619178843527228","seed":14872787375868364326956158884909827808297120274800031625156230619178843527228,"line":109,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/6.sram_ctrl_mubi_enc_err/latest/run.log","log_context":["\tOffending 'reqfifo_rvalid'\n","UVM_ERROR @ 141039106 ps: (tlul_adapter_sram.sv:636) [ASSERT FAILED] rvalidHighReqFifoEmpty\n","UVM_INFO @ 141039106 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]},{"name":"sram_ctrl_mubi_enc_err","qual_name":"9.sram_ctrl_mubi_enc_err.49682522709058400417572276243972528206145001376401306937083855647439404886292","seed":49682522709058400417572276243972528206145001376401306937083855647439404886292,"line":109,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/9.sram_ctrl_mubi_enc_err/latest/run.log","log_context":["\tOffending 'reqfifo_rvalid'\n","UVM_ERROR @  97401366 ps: (tlul_adapter_sram.sv:636) [ASSERT FAILED] rvalidHighReqFifoEmpty\n","UVM_INFO @  97401366 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]},{"name":"sram_ctrl_mubi_enc_err","qual_name":"33.sram_ctrl_mubi_enc_err.14427255711230421738206936385779245524001917023124633957038655990356598430927","seed":14427255711230421738206936385779245524001917023124633957038655990356598430927,"line":109,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/33.sram_ctrl_mubi_enc_err/latest/run.log","log_context":["\tOffending 'reqfifo_rvalid'\n","UVM_ERROR @  46621765 ps: (tlul_adapter_sram.sv:636) [ASSERT FAILED] rvalidHighReqFifoEmpty\n","UVM_INFO @  46621765 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]},{"name":"sram_ctrl_mubi_enc_err","qual_name":"36.sram_ctrl_mubi_enc_err.81121017402524263807406795292189291609250906389271548393044891531066333009653","seed":81121017402524263807406795292189291609250906389271548393044891531066333009653,"line":109,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/36.sram_ctrl_mubi_enc_err/latest/run.log","log_context":["\tOffending 'reqfifo_rvalid'\n","UVM_ERROR @  26447439 ps: (tlul_adapter_sram.sv:636) [ASSERT FAILED] rvalidHighReqFifoEmpty\n","UVM_INFO @  26447439 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]},{"name":"sram_ctrl_mubi_enc_err","qual_name":"39.sram_ctrl_mubi_enc_err.54904785732347944516219062544298250939113538478496267288615474240256966822899","seed":54904785732347944516219062544298250939113538478496267288615474240256966822899,"line":109,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/39.sram_ctrl_mubi_enc_err/latest/run.log","log_context":["\tOffending 'reqfifo_rvalid'\n","UVM_ERROR @  70747474 ps: (tlul_adapter_sram.sv:636) [ASSERT FAILED] rvalidHighReqFifoEmpty\n","UVM_INFO @  70747474 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]},{"name":"sram_ctrl_mubi_enc_err","qual_name":"46.sram_ctrl_mubi_enc_err.17059486169645025349149620781332891690315748826728197460591335631929378711539","seed":17059486169645025349149620781332891690315748826728197460591335631929378711539,"line":109,"log_path":"/nightly/current_run/scratch/master/sram_ctrl_ret-sim-vcs/46.sram_ctrl_mubi_enc_err/latest/run.log","log_context":["\tOffending 'reqfifo_rvalid'\n","UVM_ERROR @  37238875 ps: (tlul_adapter_sram.sv:636) [ASSERT FAILED] rvalidHighReqFifoEmpty\n","UVM_INFO @  37238875 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n"]}]}},"passed":1895,"total":1950,"percent":97.17948717948718}