{"block":{"name":"xbar_main","variant":null,"commit":"114d1c49baa0199187d94a8aef571ce286b15a72","commit_short":"114d1c4","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/114d1c49baa0199187d94a8aef571ce286b15a72","revision_info":"GitHub Revision: [`114d1c4`](https://github.com/lowrisc/opentitan/tree/114d1c49baa0199187d94a8aef571ce286b15a72)"},"tool":{"name":"vcs","version":"unknown"},"timestamp":"2026-03-27T17:03:20Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/tlul/data/tlul_testplan.html","stages":{"V1":{"testpoints":{"xbar_smoke":{"tests":{"xbar_smoke":{"max_time":19.92,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"V2":{"testpoints":{"xbar_base_random_sequence":{"tests":{"xbar_random":{"max_time":184.85,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"xbar_random_delay":{"tests":{"xbar_smoke_zero_delays":{"max_time":7.71,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"xbar_smoke_large_delays":{"max_time":306.07,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"xbar_smoke_slow_rsp":{"max_time":331.07,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"xbar_random_zero_delays":{"max_time":78.73,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"xbar_random_large_delays":{"max_time":1330.84,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"xbar_random_slow_rsp":{"max_time":1911.29,"sim_time":0.0,"passed":48,"total":50,"percent":96.0}},"passed":298,"total":300,"percent":99.33333333333333},"xbar_unmapped_address":{"tests":{"xbar_unmapped_addr":{"max_time":124.84,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"xbar_error_and_unmapped_addr":{"max_time":103.16,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":100,"total":100,"percent":100.0},"xbar_error_cases":{"tests":{"xbar_error_random":{"max_time":154.62,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"xbar_error_and_unmapped_addr":{"max_time":103.16,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":100,"total":100,"percent":100.0},"xbar_all_access_same_device":{"tests":{"xbar_access_same_device":{"max_time":324.97,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"xbar_access_same_device_slow_rsp":{"max_time":3120.07,"sim_time":0.0,"passed":44,"total":50,"percent":88.0}},"passed":94,"total":100,"percent":94.0},"xbar_all_hosts_use_same_source_id":{"tests":{"xbar_same_source":{"max_time":167.45,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"xbar_stress_all":{"tests":{"xbar_stress_all":{"max_time":1276.45,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"xbar_stress_all_with_error":{"max_time":1088.16,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":100,"total":100,"percent":100.0},"xbar_stress_with_reset":{"tests":{"xbar_stress_all_with_rand_reset":{"max_time":1147.61,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"xbar_stress_all_with_reset_error":{"max_time":948.1,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":100,"total":100,"percent":100.0}},"passed":892,"total":900,"percent":99.11111111111111}},"coverage":{"code":{"block":null,"line_statement":100.0,"branch":100.0,"condition_expression":96.25,"toggle":100.0,"fsm":null},"assertion":98.69,"functional":100.0},"cov_report_page":"/nightly/current_run/scratch/master/xbar_main-sim-vcs/cov_report/dashboard.html","failed_jobs":{"buckets":{"UVM_FATAL (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of * ps hit, indicating a probable testbench issue":[{"name":"xbar_access_same_device_slow_rsp","qual_name":"0.xbar_access_same_device_slow_rsp.27856446998590156919678340389669932656659625683676130184389343934907490934024","seed":27856446998590156919678340389669932656659625683676130184389343934907490934024,"line":129,"log_path":"/nightly/current_run/scratch/master/xbar_main-sim-vcs/0.xbar_access_same_device_slow_rsp/latest/run.log","log_context":["UVM_FATAL @ 600000000000 ps: (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of 600000000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 600000000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"xbar_access_same_device_slow_rsp","qual_name":"6.xbar_access_same_device_slow_rsp.63331605273742269642485689503385783137573226582183035227379799544313744612350","seed":63331605273742269642485689503385783137573226582183035227379799544313744612350,"line":170,"log_path":"/nightly/current_run/scratch/master/xbar_main-sim-vcs/6.xbar_access_same_device_slow_rsp/latest/run.log","log_context":["UVM_FATAL @ 600000000000 ps: (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of 600000000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 600000000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"xbar_access_same_device_slow_rsp","qual_name":"8.xbar_access_same_device_slow_rsp.102313340654619445132277959906196894777469117962217223472585684288139904915633","seed":102313340654619445132277959906196894777469117962217223472585684288139904915633,"line":202,"log_path":"/nightly/current_run/scratch/master/xbar_main-sim-vcs/8.xbar_access_same_device_slow_rsp/latest/run.log","log_context":["UVM_FATAL @ 600000000000 ps: (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of 600000000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 600000000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"xbar_access_same_device_slow_rsp","qual_name":"30.xbar_access_same_device_slow_rsp.108889203023746523826368817064286815246008016362628217914095055685603552871466","seed":108889203023746523826368817064286815246008016362628217914095055685603552871466,"line":143,"log_path":"/nightly/current_run/scratch/master/xbar_main-sim-vcs/30.xbar_access_same_device_slow_rsp/latest/run.log","log_context":["UVM_FATAL @ 600000000000 ps: (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of 600000000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 600000000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"xbar_access_same_device_slow_rsp","qual_name":"35.xbar_access_same_device_slow_rsp.99791918282442605295680332419869282546324954338493701005834045157253365929776","seed":99791918282442605295680332419869282546324954338493701005834045157253365929776,"line":128,"log_path":"/nightly/current_run/scratch/master/xbar_main-sim-vcs/35.xbar_access_same_device_slow_rsp/latest/run.log","log_context":["UVM_FATAL @ 600000000000 ps: (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of 600000000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 600000000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"xbar_random_slow_rsp","qual_name":"43.xbar_random_slow_rsp.94999051477528259235208309753278889919107470575182950164914342052763628342620","seed":94999051477528259235208309753278889919107470575182950164914342052763628342620,"line":155,"log_path":"/nightly/current_run/scratch/master/xbar_main-sim-vcs/43.xbar_random_slow_rsp/latest/run.log","log_context":["UVM_FATAL @ 600000000000 ps: (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of 600000000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 600000000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"xbar_access_same_device_slow_rsp","qual_name":"46.xbar_access_same_device_slow_rsp.57439818946558113307152750771412948986717835052336127688528880349800409829929","seed":57439818946558113307152750771412948986717835052336127688528880349800409829929,"line":172,"log_path":"/nightly/current_run/scratch/master/xbar_main-sim-vcs/46.xbar_access_same_device_slow_rsp/latest/run.log","log_context":["UVM_FATAL @ 600000000000 ps: (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of 600000000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 600000000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"xbar_random_slow_rsp","qual_name":"48.xbar_random_slow_rsp.109759855851143384085523041991022482007183062955614820423535744678883285819182","seed":109759855851143384085523041991022482007183062955614820423535744678883285819182,"line":172,"log_path":"/nightly/current_run/scratch/master/xbar_main-sim-vcs/48.xbar_random_slow_rsp/latest/run.log","log_context":["UVM_FATAL @ 600000000000 ps: (uvm_phase.svh:1512) [PH_TIMEOUT] Explicit timeout of 600000000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 600000000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":942,"total":950,"percent":99.15789473684211}