{"block":{"name":"spi_host","variant":null,"commit":"3ba6465de32edf4612bd1c0fa13f7e4cb5f4a7da","commit_short":"3ba6465","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/3ba6465de32edf4612bd1c0fa13f7e4cb5f4a7da","revision_info":"GitHub Revision: [`3ba6465`](https://github.com/lowrisc/opentitan/tree/3ba6465de32edf4612bd1c0fa13f7e4cb5f4a7da)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-04-03T17:01:04Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/spi_host/data/spi_host_testplan.html","stages":{"V1":{"testpoints":{"smoke":{"tests":{"spi_host_smoke":{"max_time":110.0,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"csr_hw_reset":{"tests":{"spi_host_csr_hw_reset":{"max_time":2.0,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_rw":{"tests":{"spi_host_csr_rw":{"max_time":2.0,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"csr_bit_bash":{"tests":{"spi_host_csr_bit_bash":{"max_time":3.0,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_aliasing":{"tests":{"spi_host_csr_aliasing":{"max_time":2.0,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"spi_host_csr_mem_rw_with_rand_reset":{"max_time":2.0,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"spi_host_csr_rw":{"max_time":2.0,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"spi_host_csr_aliasing":{"max_time":2.0,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"mem_walk":{"tests":{"spi_host_mem_walk":{"max_time":2.0,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"mem_partial_access":{"tests":{"spi_host_mem_partial_access":{"max_time":2.0,"sim_time":0.0,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0}},"passed":140,"total":140,"percent":100.0},"V2":{"testpoints":{"performance":{"tests":{"spi_host_performance":{"max_time":28.0,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"error_event_intr":{"tests":{"spi_host_overflow_underflow":{"max_time":30.0,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"spi_host_error_cmd":{"max_time":28.0,"sim_time":0.0,"passed":50,"total":50,"percent":100.0},"spi_host_event":{"max_time":251.0,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":150,"total":150,"percent":100.0},"clock_rate":{"tests":{"spi_host_speed":{"max_time":177.0,"sim_time":0.0,"passed":48,"total":50,"percent":96.0}},"passed":48,"total":50,"percent":96.0},"speed":{"tests":{"spi_host_speed":{"max_time":177.0,"sim_time":0.0,"passed":48,"total":50,"percent":96.0}},"passed":48,"total":50,"percent":96.0},"chip_select_timing":{"tests":{"spi_host_speed":{"max_time":177.0,"sim_time":0.0,"passed":48,"total":50,"percent":96.0}},"passed":48,"total":50,"percent":96.0},"sw_reset":{"tests":{"spi_host_sw_reset":{"max_time":77.0,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"passthrough_mode":{"tests":{"spi_host_passthrough_mode":{"max_time":28.0,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"cpol_cpha":{"tests":{"spi_host_speed":{"max_time":177.0,"sim_time":0.0,"passed":48,"total":50,"percent":96.0}},"passed":48,"total":50,"percent":96.0},"full_cycle":{"tests":{"spi_host_speed":{"max_time":177.0,"sim_time":0.0,"passed":48,"total":50,"percent":96.0}},"passed":48,"total":50,"percent":96.0},"duplex":{"tests":{"spi_host_smoke":{"max_time":110.0,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tx_rx_only":{"tests":{"spi_host_smoke":{"max_time":110.0,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"stress_all":{"tests":{"spi_host_stress_all":{"max_time":88.0,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"spien":{"tests":{"spi_host_spien":{"max_time":284.0,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"stall":{"tests":{"spi_host_status_stall":{"max_time":298.0,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"Idlecsbactive":{"tests":{"spi_host_idlecsbactive":{"max_time":30.0,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"data_fifo_status":{"tests":{"spi_host_overflow_underflow":{"max_time":30.0,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"alert_test":{"tests":{"spi_host_alert_test":{"max_time":28.0,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"intr_test":{"tests":{"spi_host_intr_test":{"max_time":2.0,"sim_time":0.0,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"spi_host_tl_errors":{"max_time":3.0,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_illegal_access":{"tests":{"spi_host_tl_errors":{"max_time":3.0,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_outstanding_access":{"tests":{"spi_host_csr_hw_reset":{"max_time":2.0,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"spi_host_csr_rw":{"max_time":2.0,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"spi_host_csr_aliasing":{"max_time":2.0,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"spi_host_same_csr_outstanding":{"max_time":2.0,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_partial_access":{"tests":{"spi_host_csr_hw_reset":{"max_time":2.0,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"spi_host_csr_rw":{"max_time":2.0,"sim_time":0.0,"passed":20,"total":20,"percent":100.0},"spi_host_csr_aliasing":{"max_time":2.0,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"spi_host_same_csr_outstanding":{"max_time":2.0,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":1130,"total":1140,"percent":99.12280701754386},"V2S":{"testpoints":{"tl_intg_err":{"tests":{"spi_host_sec_cm":{"max_time":28.0,"sim_time":0.0,"passed":5,"total":5,"percent":100.0},"spi_host_tl_intg_err":{"max_time":2.0,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"sec_cm_bus_integrity":{"tests":{"spi_host_tl_intg_err":{"max_time":2.0,"sim_time":0.0,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0}},"passed":45,"total":45,"percent":100.0},"unmapped":{"testpoints":{"Unmapped":{"tests":{"spi_host_upper_range_clkdiv":{"max_time":713.0,"sim_time":0.0,"passed":8,"total":10,"percent":80.0}},"passed":8,"total":10,"percent":80.0}},"passed":8,"total":10,"percent":80.0}},"coverage":{"code":{"block":96.96,"line_statement":98.76,"branch":93.35,"condition_expression":null,"toggle":88.02,"fsm":100.0},"assertion":95.64,"functional":90.76},"cov_report_page":"/nightly/current_run/scratch/master/spi_host-sim-xcelium/cov_report/index.html","failed_jobs":{"buckets":{"UVM_FATAL (uvm_phase.svh:1521) [PH_TIMEOUT] Explicit timeout of * ps hit, indicating a probable testbench issue":[{"name":"spi_host_upper_range_clkdiv","qual_name":"3.spi_host_upper_range_clkdiv.21235432698661593967365318368983122526211497018069228785925791098323332020504","seed":21235432698661593967365318368983122526211497018069228785925791098323332020504,"line":139,"log_path":"/nightly/current_run/scratch/master/spi_host-sim-xcelium/3.spi_host_upper_range_clkdiv/latest/run.log","log_context":["UVM_FATAL @ 200000000000 ps: (uvm_phase.svh:1521) [PH_TIMEOUT] Explicit timeout of 200000000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 200000000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"spi_host_upper_range_clkdiv","qual_name":"6.spi_host_upper_range_clkdiv.80380338557787089596410807496371542991634314612339034230785094395101075425698","seed":80380338557787089596410807496371542991634314612339034230785094395101075425698,"line":157,"log_path":"/nightly/current_run/scratch/master/spi_host-sim-xcelium/6.spi_host_upper_range_clkdiv/latest/run.log","log_context":["UVM_FATAL @ 200000000000 ps: (uvm_phase.svh:1521) [PH_TIMEOUT] Explicit timeout of 200000000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 200000000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]},{"name":"spi_host_speed","qual_name":"27.spi_host_speed.114956673101285533270119457418834314434935626166903300783714477781459645220627","seed":114956673101285533270119457418834314434935626166903300783714477781459645220627,"line":129,"log_path":"/nightly/current_run/scratch/master/spi_host-sim-xcelium/27.spi_host_speed/latest/run.log","log_context":["UVM_FATAL @ 200000000000 ps: (uvm_phase.svh:1521) [PH_TIMEOUT] Explicit timeout of 200000000000 ps hit, indicating a probable testbench issue\n","UVM_INFO @ 200000000000 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL (spi_host_base_vseq.sv:237) virtual_sequencer [spi_host_env_pkg::spi_host_base_vseq.stoppable_timeout()] timeout = *ns spi_host_reg_block.status.rxqd (addr=*, Comparison=CompareOpEq, exp_data=*, call_count=*":[{"name":"spi_host_speed","qual_name":"21.spi_host_speed.105160738658087684000807846348769038647528902924934517301401976999147311010394","seed":105160738658087684000807846348769038647528902924934517301401976999147311010394,"line":287,"log_path":"/nightly/current_run/scratch/master/spi_host-sim-xcelium/21.spi_host_speed/latest/run.log","log_context":["UVM_FATAL @ 10036482523 ps: (spi_host_base_vseq.sv:237) uvm_test_top.env.virtual_sequencer [spi_host_env_pkg::spi_host_base_vseq.stoppable_timeout()] timeout = 10000000ns spi_host_reg_block.status.rxqd (addr=0xe0fef354, Comparison=CompareOpEq, exp_data=0x0, call_count=55\n","UVM_INFO @ 10036482523 ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":1323,"total":1335,"percent":99.10112359550561}