{"block":{"name":"dma","variant":null,"commit":"75f7d2fe44f2e3da01511f8d4f0a4c6e0cbbdd64","commit_short":"75f7d2f","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/75f7d2fe44f2e3da01511f8d4f0a4c6e0cbbdd64","revision_info":"GitHub Revision: [`75f7d2f`](https://github.com/lowrisc/opentitan/tree/75f7d2fe44f2e3da01511f8d4f0a4c6e0cbbdd64)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-04-18T10:17:21Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/dma/data/dma_testplan.html","stages":{"V1":{"testpoints":{"dma_memory_smoke":{"tests":{"dma_memory_smoke":{"max_time":33.0,"sim_time":288.690788,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"dma_handshake_smoke":{"tests":{"dma_handshake_smoke":{"max_time":35.0,"sim_time":281.282958,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"dma_generic_smoke":{"tests":{"dma_generic_smoke":{"max_time":35.0,"sim_time":1952.9871580000001,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"csr_hw_reset":{"tests":{"dma_csr_hw_reset":{"max_time":2.0,"sim_time":24.014669,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_rw":{"tests":{"dma_csr_rw":{"max_time":2.0,"sim_time":63.049279000000006,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"csr_bit_bash":{"tests":{"dma_csr_bit_bash":{"max_time":15.0,"sim_time":2075.1493570000002,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_aliasing":{"tests":{"dma_csr_aliasing":{"max_time":8.0,"sim_time":615.761755,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"dma_csr_mem_rw_with_rand_reset":{"max_time":2.0,"sim_time":45.029377999999994,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"dma_csr_rw":{"max_time":2.0,"sim_time":63.049279000000006,"passed":20,"total":20,"percent":100.0},"dma_csr_aliasing":{"max_time":8.0,"sim_time":615.761755,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0}},"passed":155,"total":155,"percent":100.0},"V2":{"testpoints":{"dma_memory_region_lock":{"tests":{"dma_memory_region_lock":{"max_time":104.0,"sim_time":14522.22108,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"dma_memory_tl_error":{"tests":{"dma_memory_stress":{"max_time":553.0,"sim_time":40066.667327,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_handshake_tl_error":{"tests":{"dma_handshake_stress":{"max_time":714.0,"sim_time":248969.393627,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_handshake_stress":{"tests":{"dma_handshake_stress":{"max_time":714.0,"sim_time":248969.393627,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_memory_stress":{"tests":{"dma_memory_stress":{"max_time":553.0,"sim_time":40066.667327,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_generic_stress":{"tests":{"dma_generic_stress":{"max_time":949.0,"sim_time":349559.689067,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"dma_handshake_mem_buffer_overflow":{"tests":{"dma_handshake_stress":{"max_time":714.0,"sim_time":248969.393627,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_abort":{"tests":{"dma_abort":{"max_time":45.0,"sim_time":1180.8626629999999,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"dma_stress_all":{"tests":{"dma_stress_all":{"max_time":324.0,"sim_time":22744.425890000002,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"alert_test":{"tests":{"dma_alert_test":{"max_time":30.0,"sim_time":18.631914000000002,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"intr_test":{"tests":{"dma_intr_test":{"max_time":2.0,"sim_time":16.606191,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"dma_tl_errors":{"max_time":5.0,"sim_time":2359.417092,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_illegal_access":{"tests":{"dma_tl_errors":{"max_time":5.0,"sim_time":2359.417092,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_outstanding_access":{"tests":{"dma_csr_hw_reset":{"max_time":2.0,"sim_time":24.014669,"passed":5,"total":5,"percent":100.0},"dma_csr_rw":{"max_time":2.0,"sim_time":63.049279000000006,"passed":20,"total":20,"percent":100.0},"dma_csr_aliasing":{"max_time":8.0,"sim_time":615.761755,"passed":5,"total":5,"percent":100.0},"dma_same_csr_outstanding":{"max_time":3.0,"sim_time":48.033736,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_partial_access":{"tests":{"dma_csr_hw_reset":{"max_time":2.0,"sim_time":24.014669,"passed":5,"total":5,"percent":100.0},"dma_csr_rw":{"max_time":2.0,"sim_time":63.049279000000006,"passed":20,"total":20,"percent":100.0},"dma_csr_aliasing":{"max_time":8.0,"sim_time":615.761755,"passed":5,"total":5,"percent":100.0},"dma_same_csr_outstanding":{"max_time":3.0,"sim_time":48.033736,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":194,"total":194,"percent":100.0},"V2S":{"testpoints":{"dma_illegal_addr_range":{"tests":{"dma_mem_enabled":{"max_time":54.0,"sim_time":4414.808468,"passed":5,"total":5,"percent":100.0},"dma_generic_stress":{"max_time":949.0,"sim_time":349559.689067,"passed":5,"total":5,"percent":100.0},"dma_handshake_stress":{"max_time":714.0,"sim_time":248969.393627,"passed":3,"total":3,"percent":100.0}},"passed":13,"total":13,"percent":100.0},"dma_config_lock":{"tests":{"dma_config_lock":{"max_time":35.0,"sim_time":1120.48967,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"tl_intg_err":{"tests":{"dma_sec_cm":{"max_time":30.0,"sim_time":108.241529,"passed":5,"total":5,"percent":100.0},"dma_tl_intg_err":{"max_time":4.0,"sim_time":182.846217,"passed":20,"total":20,"percent":100.0}},"passed":25,"total":25,"percent":100.0}},"passed":53,"total":53,"percent":100.0},"unmapped":{"testpoints":{"Unmapped":{"tests":{"dma_short_transfer":{"max_time":190.0,"sim_time":31973.183242,"passed":25,"total":25,"percent":100.0},"dma_longer_transfer":{"max_time":32.0,"sim_time":148.799538,"passed":5,"total":5,"percent":100.0},"dma_stress_all_with_rand_reset":{"max_time":44.0,"sim_time":3106.239801,"passed":0,"total":1,"percent":0.0}},"passed":30,"total":31,"percent":96.7741935483871}},"passed":30,"total":31,"percent":96.7741935483871}},"coverage":{"code":{"block":97.38,"line_statement":96.89,"branch":95.83,"condition_expression":null,"toggle":83.12,"fsm":92.96},"assertion":95.97,"functional":80.65},"cov_report_page":"/nightly/current_run/scratch/master/dma-sim-xcelium/cov_report/index.html","failed_jobs":{"buckets":{"UVM_ERROR @ *ps: (cip_base_vseq.sv:1237) [dma_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"dma_stress_all_with_rand_reset","qual_name":"0.dma_stress_all_with_rand_reset.70281387910738864073674996199146157209754716987790608380038779209410478560462","seed":70281387910738864073674996199146157209754716987790608380038779209410478560462,"line":118,"log_path":"/nightly/current_run/scratch/master/dma-sim-xcelium/0.dma_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @ 3106239801ps: (cip_base_vseq.sv:1237) [uvm_test_top.env.virtual_sequencer.dma_common_vseq] Check failed (!has_outstanding_access()) Waited 10000 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @ 3106239801ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":394,"total":395,"percent":99.74683544303798}