{"block":{"name":"dma","variant":null,"commit":"5b8f6746131e231116e685585432b70359d2c727","commit_short":"5b8f674","branch":"master","url":"https://github.com/lowRISC/opentitan/tree/5b8f6746131e231116e685585432b70359d2c727","revision_info":"GitHub Revision: [`5b8f674`](https://github.com/lowrisc/opentitan/tree/5b8f6746131e231116e685585432b70359d2c727)"},"tool":{"name":"xcelium","version":"unknown"},"timestamp":"2026-04-19T03:35:48Z","build_seed":null,"testplan_ref":"https://opentitan.org/book/hw/ip/dma/data/dma_testplan.html","stages":{"V1":{"testpoints":{"dma_memory_smoke":{"tests":{"dma_memory_smoke":{"max_time":9.0,"sim_time":378.46180200000003,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"dma_handshake_smoke":{"tests":{"dma_handshake_smoke":{"max_time":10.0,"sim_time":832.292926,"passed":25,"total":25,"percent":100.0}},"passed":25,"total":25,"percent":100.0},"dma_generic_smoke":{"tests":{"dma_generic_smoke":{"max_time":9.0,"sim_time":390.996549,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"csr_hw_reset":{"tests":{"dma_csr_hw_reset":{"max_time":2.0,"sim_time":54.218044,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_rw":{"tests":{"dma_csr_rw":{"max_time":2.0,"sim_time":32.070142,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"csr_bit_bash":{"tests":{"dma_csr_bit_bash":{"max_time":14.0,"sim_time":7439.717184,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_aliasing":{"tests":{"dma_csr_aliasing":{"max_time":9.0,"sim_time":1106.4342120000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"csr_mem_rw_with_rand_reset":{"tests":{"dma_csr_mem_rw_with_rand_reset":{"max_time":2.0,"sim_time":25.561906,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"regwen_csr_and_corresponding_lockable_csr":{"tests":{"dma_csr_rw":{"max_time":2.0,"sim_time":32.070142,"passed":20,"total":20,"percent":100.0},"dma_csr_aliasing":{"max_time":9.0,"sim_time":1106.4342120000001,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0}},"passed":155,"total":155,"percent":100.0},"V2":{"testpoints":{"dma_memory_region_lock":{"tests":{"dma_memory_region_lock":{"max_time":156.0,"sim_time":13392.142299000001,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"dma_memory_tl_error":{"tests":{"dma_memory_stress":{"max_time":1093.0,"sim_time":305959.41933099995,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_handshake_tl_error":{"tests":{"dma_handshake_stress":{"max_time":952.0,"sim_time":75663.917522,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_handshake_stress":{"tests":{"dma_handshake_stress":{"max_time":952.0,"sim_time":75663.917522,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_memory_stress":{"tests":{"dma_memory_stress":{"max_time":1093.0,"sim_time":305959.41933099995,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_generic_stress":{"tests":{"dma_generic_stress":{"max_time":975.0,"sim_time":86268.341893,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"dma_handshake_mem_buffer_overflow":{"tests":{"dma_handshake_stress":{"max_time":952.0,"sim_time":75663.917522,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"dma_abort":{"tests":{"dma_abort":{"max_time":13.0,"sim_time":710.983816,"passed":5,"total":5,"percent":100.0}},"passed":5,"total":5,"percent":100.0},"dma_stress_all":{"tests":{"dma_stress_all":{"max_time":360.0,"sim_time":24230.363408,"passed":3,"total":3,"percent":100.0}},"passed":3,"total":3,"percent":100.0},"alert_test":{"tests":{"dma_alert_test":{"max_time":2.0,"sim_time":14.709123,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"intr_test":{"tests":{"dma_intr_test":{"max_time":2.0,"sim_time":17.655026000000003,"passed":50,"total":50,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_oob_addr_access":{"tests":{"dma_tl_errors":{"max_time":4.0,"sim_time":55.060928,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_illegal_access":{"tests":{"dma_tl_errors":{"max_time":4.0,"sim_time":55.060928,"passed":20,"total":20,"percent":100.0}},"passed":20,"total":20,"percent":100.0},"tl_d_outstanding_access":{"tests":{"dma_csr_hw_reset":{"max_time":2.0,"sim_time":54.218044,"passed":5,"total":5,"percent":100.0},"dma_csr_rw":{"max_time":2.0,"sim_time":32.070142,"passed":20,"total":20,"percent":100.0},"dma_csr_aliasing":{"max_time":9.0,"sim_time":1106.4342120000001,"passed":5,"total":5,"percent":100.0},"dma_same_csr_outstanding":{"max_time":3.0,"sim_time":374.149836,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0},"tl_d_partial_access":{"tests":{"dma_csr_hw_reset":{"max_time":2.0,"sim_time":54.218044,"passed":5,"total":5,"percent":100.0},"dma_csr_rw":{"max_time":2.0,"sim_time":32.070142,"passed":20,"total":20,"percent":100.0},"dma_csr_aliasing":{"max_time":9.0,"sim_time":1106.4342120000001,"passed":5,"total":5,"percent":100.0},"dma_same_csr_outstanding":{"max_time":3.0,"sim_time":374.149836,"passed":20,"total":20,"percent":100.0}},"passed":50,"total":50,"percent":100.0}},"passed":194,"total":194,"percent":100.0},"V2S":{"testpoints":{"dma_illegal_addr_range":{"tests":{"dma_mem_enabled":{"max_time":26.0,"sim_time":1848.037116,"passed":5,"total":5,"percent":100.0},"dma_generic_stress":{"max_time":975.0,"sim_time":86268.341893,"passed":5,"total":5,"percent":100.0},"dma_handshake_stress":{"max_time":952.0,"sim_time":75663.917522,"passed":3,"total":3,"percent":100.0}},"passed":13,"total":13,"percent":100.0},"dma_config_lock":{"tests":{"dma_config_lock":{"max_time":11.0,"sim_time":290.726423,"passed":15,"total":15,"percent":100.0}},"passed":15,"total":15,"percent":100.0},"tl_intg_err":{"tests":{"dma_tl_intg_err":{"max_time":4.0,"sim_time":362.728521,"passed":20,"total":20,"percent":100.0},"dma_sec_cm":{"max_time":2.0,"sim_time":23.281283,"passed":5,"total":5,"percent":100.0}},"passed":25,"total":25,"percent":100.0}},"passed":53,"total":53,"percent":100.0},"unmapped":{"testpoints":{"Unmapped":{"tests":{"dma_short_transfer":{"max_time":157.0,"sim_time":12511.613387,"passed":24,"total":25,"percent":96.0},"dma_longer_transfer":{"max_time":56.0,"sim_time":2411.3150469999996,"passed":5,"total":5,"percent":100.0},"dma_stress_all_with_rand_reset":{"max_time":3.0,"sim_time":432.307219,"passed":0,"total":1,"percent":0.0}},"passed":29,"total":31,"percent":93.54838709677419}},"passed":29,"total":31,"percent":93.54838709677419}},"coverage":{"code":{"block":97.38,"line_statement":96.89,"branch":95.83,"condition_expression":null,"toggle":83.12,"fsm":92.96},"assertion":95.97,"functional":78.69},"cov_report_page":"/nightly/current_run/scratch/master/dma-sim-xcelium/cov_report/index.html","failed_jobs":{"buckets":{"UVM_ERROR @ *ps: (cip_base_vseq.sv:1237) [dma_common_vseq] Check failed (!has_outstanding_access()) Waited * cycles to issue a reset with no outstanding accesses.":[{"name":"dma_stress_all_with_rand_reset","qual_name":"0.dma_stress_all_with_rand_reset.47481459419128746730846140344052421580289423809561437077752133088430399293344","seed":47481459419128746730846140344052421580289423809561437077752133088430399293344,"line":92,"log_path":"/nightly/current_run/scratch/master/dma-sim-xcelium/0.dma_stress_all_with_rand_reset/latest/run.log","log_context":["UVM_ERROR @  432307219ps: (cip_base_vseq.sv:1237) [uvm_test_top.env.virtual_sequencer.dma_common_vseq] Check failed (!has_outstanding_access()) Waited 10006 cycles to issue a reset with no outstanding accesses. \n","UVM_INFO @  432307219ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}],"UVM_FATAL @ *ps: (uvm_phase.svh:1521) [PH_TIMEOUT] Explicit timeout of *ps hit, indicating a probable testbench issue":[{"name":"dma_short_transfer","qual_name":"17.dma_short_transfer.8974271540853611619243082407629849895556152285323348805612049624918141946328","seed":8974271540853611619243082407629849895556152285323348805612049624918141946328,"line":2183,"log_path":"/nightly/current_run/scratch/master/dma-sim-xcelium/17.dma_short_transfer/latest/run.log","log_context":["UVM_FATAL @ 200000000000ps: (uvm_phase.svh:1521) [PH_TIMEOUT] Explicit timeout of 200000000000ps hit, indicating a probable testbench issue\n","UVM_INFO @ 200000000000ps: (uvm_report_catcher.svh:705) [UVM/REPORT/CATCHER] \n","--- UVM Report catcher Summary ---\n","\n","\n"]}]}},"passed":393,"total":395,"percent":99.49367088607595}